36 37

38

39

40 41

42 43

QSFP-DD MSA

QSFP-DD/QSFP-DD800/QSFP112 Hardware Specification

for

QSFP DOUBLE DENSITY 8X AND QSFP 4X PLUGGABLE TRANSCEIVERS

Revision 6.2

March 11, 2022

Abstract: This specification defines: the electrical and optical connectors, electrical signals and power supplies, mechanical and thermal requirements of the pluggable QSFP Double Density (QSFP-DD/QSFP-DD800) and the QSFP112 module in the classic 4-lanes QSFP form factor, connector and cage system. This document provides a common specification for systems manufacturers, system integrators, and suppliers of modules.

POINTS OF CONTACT:

Ali Ghiasi (Technical Editor) Ghiasi Quantum 19947 Lindenbrook Lane Cupertino, CA 95014 ali at ghiasiquantum dot com Mark Nowell (Co-Chair) Cisco 170 West Tasman Dr San Jose, CA 95134 mnowell at cisco dot com Scott Sommers (Co-Chair)
Molex
2222 Wellington Court
Lisle, IL 60532-1682
scott.sommers at molex dot com

Website:

www.QSFP-DD.com

Limitation on use of Information:

This specification is provided "**AS IS**" with **NO WARRANTIES** whatsoever and therefore the provision of this specification does not include any warranty of merchantability, noninfringement, fitness for a particular purpose, or any other warranty otherwise arising out of any proposal, specification or sample. The authors further disclaim all liability, including liability for infringement of any proprietary rights, relating to use of information in this specification. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted herein.

Permissions:

You are authorized to download, reproduce and distribute this document. All other rights are reserved. The provision of this document should not be construed as the granting of any right to practice, make, use or otherwise develop products that are based on the document. Any and all IP rights related to this document and the designs disclosed within, except for the rights expressly mentioned above, are reserved by the respective owners of those IP rights.

Dedication:The memberan excellent

5

9

The members of the QSFP-DD MSA would like to acknowledge the contributions of Mr. Edmund Poh. He was an excellent engineer; his technical skills and collaborative attitude will be missed.

The following are Promoter member companies of the QSFP-DD MSA.

Broadcom	Foxconn Interconnect Technology	Lumentum
Cisco	Huawei	Nvidia
Corning	Intel	Molex
II-VI	Juniper Networks	TE Connectivity

The following are contributing member companies of the QSFP-DD MSA.

The following are continuating memb	er companies of the QSI 1 -DD MSA	•
ACON	H3C	PHY-SI
Alibaba Group	Hisense Broadband	Ranovus
Amphenol	Hitachi Metals	Samtec
Applied Optoelectronics	Hewlett Packard Enterprise	Semtech
Apresia	Infinera	Senko
Celestica	InnoLight	Sicoya
Ciena	JPC	The Siemon Company
CIG	Keysight Technologies	Skorpios
ColorChip	Leoni	Source Photonics
Credo	Lorom Cable Connection	Spectra7 Microsystems
Dell Technologies	Luxshare ICT	Spirent
Delta Products	Macom	Sumitomo Electric
Dust Photonics	Marvell	US Conec
Eoptolink	MaxLinear	Xilinx
Fourte	MultiLane	Yamaichi
Fujitsu Optical Components	Nokia	
Genesis Connected Solutions	Panduit	

Change History:

Revision	Date	Changes
1.0	Sept 19, 2016	First public release
2.0	March 13, 2017	Second public release
3.0	Sept 19, 2017	Third public release
4.0	Sept 18, 2018	Fourth public release, Additions of thermal chapter 10, synchronous clocking in 4.9, Mechanical updates.
5.0	5.0 July 9, 2019 Fifth public release, Added Module type 2A, changes to latch and cage drawings, added ePPS contact, updated power supply testing, added BiDi optical port assignments.	
5.1	August 7, 2020	6 th public release, Chapter 7-Management Interface is now part of Chapter 4. Port mapping, optical connectors, and module color coding moved into a new Chapter 6.
6.0	May 20, 2021	7th public release, chapters for QSFP-DD800 and QSFP112 Mechanical and Board Definitions are added. Chapter for QSFP112 Electrical and management timing added. Updated power supply test method. Module power contacts rating increased from 1 A to 1.5 A and max module power dissipation increased to 25 W. Programmable/Vendor specifics and ePPS/Clock contacts defined. Normative connector performance Appendix A added.
6.01 May 28, 2021		8 th public release, reinstated text inadvertently deleted in PCB notes in section 7.3 and 8.3, inadvertent change to a dimension in Figure 55 corrected.
6.2	March 11, 2022	9th public release, defined a new improved power supply test method, squelch level reduced to 50 mV for 112G operation, press hole separation increased to 3.1 mm in Figure 78, corner radius added to Figure 88. TWI bus timing removed from chapter 4 as identical timing diagram already included in CMIS. QSFP112 specification has been forwarded to the SNIA TA TWG and chapter 5 and 9 are not being updated and will be removed when SNIA TA specification has been published.

1 Foreword

2

4 5 The development work on this specification was done by the QSFP-DD MSA, an industry group. The membership of the committee since its formation on Feb 2016 has included a mix of companies which are leaders across the industry.

1 2 3	TABLE of CONTENTS	
4	1 Scope	11
5	1.1 Description of Chapters	11
6	2 References and Acronyms	12
7	2.1 Reference Standards and Specifications	12
8	2.2 SFF Specifications:	12
9	2.3 Acronyms and abbreviations	13
10	2.4 Document Source	13
11	3 Introduction	14
12	3.1 Document Overview and Organization	14
13	3.2 Applications	15
14	3.3 Module management and control	15
15	4 QSFP-DD/QSFP-DD800 Electrical Specification and Management Interface Timing	16
16	4.1 Electrical Connector	16
17	4.2 Low Speed Electrical Hardware Signals	
18 19	4.2.1 ModSelL 4.2.2 ResetL	
20	4.2.3 LPMode/TxDis	
21	4.2.4 ModPrsL	
22 23	4.2.5 IntL/RxLOSL	
24	4.2.7 ePPS/Clock PTP Reference Clock (Optional)	
25	4.3 Examples of QSFP-DD/QSFP-DD800 Host Board Schematic	23
26	4.4 Low Speed Electrical Specification	
27	4.4.1 TWI Logic Levels and Bus Loading	27
28	4.5 Management Interface	
29 30	4.5.1 Management Interface Timing Specification	
31	4.6 High Speed Electrical Specification	
32	4.6.1 Rx(n)(p/n)	
33	4.6.2 Tx(n)(p/n)	
34	4.7 Power Requirements	
35 36	4.7.1 Power Classes and Maximum Power Consumption	
37	4.7.3 Module Power Supply Specification	
38	4.7.4 Host Board Power Supply Noise Output	
39 40	4.7.5 Module Power Supply Noise Output	
11	48 FSD	42

1	4.9 Clocking Considerations	42
2	4.9.1 Data Path Description	42
3	4.9.2 TX Clocking Considerations	
4	4.9.3 Rx Clocking Considerations	
5	5 QSFP112 Electrical Specification and Management Interface Timing	42
5		
6	5.1 QSFP112 Electrical Connector	
7	5.2 QSFP112 Low Speed Electrical Hardware Signals	
8	5.2.1 ModSelL	
9	5.2.2 ResetL	
10	5.2.3 LPMode/TxDis	
11	5.2.4 ModPrsL	
12	5.2.5 IntL/RxLOSL	48
13	5.3 Examples of QSFP112 Host Board Schematic	48
14	5.4 Low Speed Electrical Specification	
15	5.4.1 TWI Logic Levels and Bus Loading	52
16	5.5 Management Interface	
17	5.5.1 Management Interface Timing Specification	
18	5.5.1.1 Bus timing tBUF	56
19	5.5.1.2 Bus timing tWR	56
20	5.5.1.3 Bus timing tNACK	57
21	5.5.1.4 Bus timing tBPC	57
22	5.5.2 Timing for soft control and status functions	59
23	5.6 High Speed Electrical Specification	61
24	5.6.1 Rx(n)(p/n)	
25	5.6.2 Tx(n)(p/n)	
26	5.7 Power Requirements	
27	5.7.1 QSFP112 Power Classes and Maximum Power Consumption	
28	5.7.2 QSFP112 Host Board Power Supply Filtering	
29	5.7.3 Module Power Supply Specification	
30	5.7.4 Host Board Power Supply Noise Output	
31	5.7.5 Module Power Supply Noise Output	
32	5.7.6 Module Power Supply Noise Tolerance	
33	5.8 ESD	
34	5.9 Clocking Considerations	
35	5.9.1 Data Path Description	
36	5.9.2 TX Clocking Considerations	
37	5.9.3 Rx Clocking Considerations	68
38	6 Optical Port Mapping and Optical Interfaces	69
39	6.1 Electrical data input/output to optical port mapping	69
40	6.2 Optical Interfaces	
41	6.2.1 MPO Optical Cable connections	
42	6.2.2 Duplex LC Optical Cable connection	
43	6.2.3 Dual CS Optical Cable connection	
4 3	6.2.4 Quad SN Optical Cable connections	
45	6.2.5 Quad MDC Optical Cable connection	
45 46	6.2.6 Dual SN Optical Cable connections	
40	0.2.0 Duai 311 Optical Cabie colliecti0113	

1	6.2.7 Dual MDC Optical Cable connection	
2	6.2.8 Dual Duplex LC Optical Cable connection	
	•	
4	6.3 Module Color Coding and Labeling	80
5	7 QSFP-DD Mechanical and Board Definition	81
6	7.1 Introduction to QSFP-DD/QSFP-DD800 Modules	81
7	7.2 Datums, Dimensions and Component Alignment	83
8	7.3 Module Form Factors for QSFP-DD/QSFP-DD800	85
9	7.4 Module Flatness and Roughness	93
10	7.5 Module paddle card dimensions notes	94
11	7.6 Module Extraction and Retention Forces	97
12	7.7 2x1 Stacked Electrical Connector Mechanical	97
13	7.7.1 2x1 Connector and Cage host PCB layout	101
14	7.8 Surface Mount Electrical Connector Mechanical	
15	7.8.1 Surface mount connector and cage host PCB layout	110
16	8 QSFP-DD800 Mechanical and Board Definition	112
17	8.1 Introduction	112
18	8.2 QSFP-DD800 module mechanical dimensions	112
19	8.3 QSFP-DD800 improved module paddle card dimensions	117
20	8.4 QSFP-DD800 1x1 SMT connector/cage	
21	8.4.1 Surface mount connector and cage host PCB layout	120
22	8.5 2x1 Surface Mount Technology (SMT) Connector/Cage	
23 24	8.5.1 2x1 SMT Connector/Cage System	
	· ·	
25	9 QSFP112 Mechanical and Board Definition	
26	9.1 Introduction	
27	9.2 QSFP112 module mechanical dimensions	
28	9.3 QSFP112 improved module paddle card dimensions	130
29	9.4 QSFP112 1x1 surface mount connector/cage	
30	9.4.1 QSFP112 SMT host PCB layout	
31 32	9.5 QSFP112 2x1 Stacked Surface Mount Connector/Cage	
	·	
33	10 Module Environmental and Thermal Requirements	
34	10.1 Thermal Requirements	
35	10.2 Thermal Requirements – tighter controlled environments	145
36	10.3 External Case and Handle Touch Temperature	145

Published Specifications

QSFP-DD/QSFP-DD800/QSFP112 HW Rev 6.2

1	Append	dix A Normative Module and Connector Performance Requirements	146
2	A.1	QSFP-DD/QSFP-DD800 Performance Tables	146
3	A.2	Test	146
4	Append	dix B Informative overall module length with elastomeric handle	150
5	Append	dix C Informative QSFP-DD/QSFP-DD800 module heat sink Type 2A and 2B examples	151
6	Append	dix D QSFP-DD800 Cage and Heat Sink Mechanism and EMI fingers	158
7	D.1	Introduction	158
8	D.2	Mechanical Definition	158
9	D.3	EMI Spring Clip	158
10	D.4	Heat Sink Attach Mechanism	159
11	D.5	Host PCB Layout	159
12	D.6	Front Panel Cutout	159
13	Append	dix E Informative QSFP-DD800 2x1 Cabled Connector and Cage	160
14	E.1	2x1 Cabled Upper Connector/Cage	160
15	E.2	2x1 cabled connector/cage Electrical Connector Mechanical	161
16 17	E.3	2x1 Cabled Connector and Cage host PCB layout	167

1	List of Tables	
3	Table 1- Pad Function Definition	18
4	Table 2- ePPS/Clock Advertising Capabilities	22
5	Table 3- ePPS or Clock Modes	22
6	Table 4- ePPS or Clock Frequency	22
7	Table 5- Module ePPS/Clock Status Reporting (Required if module supports ePPS/Clock)	
8	Table 6- ePPS RF or Clock Frequency Reporting (Optional)	
9	Table 7- Low Speed Control and Sense Signals	
10	Table 8- Management Interface timing parameters	30
11	Table 9- Timing for QSFP-DD soft control and status functions	31
12	Table 10- I/O Timing for Squelch & Disable	
13	Table 11- TX Squelch Levels	34
14	Table 12- Power Classes	
15	Table 13- Power supply specifications, instantaneous, sustained, and steady state current limits	37
16	Table 14- Power Supply Output Noise and Tolerance Specifications	40
17	Table 15- QSFP112 Pad Function Definition	
18	Table 16- Low Speed Control and Sense Signals	
19	Table 17- Management Interface timing parameters	55
20	Table 18- Timing for QSFP112 soft control and status functions	59
21	Table 19- I/O Timing for Squelch & Disable	
22	Table 20- QSFP112 Power Classes	
23	Table 21- Power supply specifications, instantaneous, sustained, and steady state current limits	
24	Table 22- Truncated Filter Response Coefficients for Host Power Supply Noise Output	
25	Table 23- Power Supply Output Noise and Tolerance Specifications	
26	Table 24- Electrical Signal to Optical Port Mapping	
27	Table 25- Datums	
28	Table 26- QSFP-DD/QSFP-DD800 Module flatness specifications	
29 30	Table 28- Optional Enhanced Module flatness specifications	
30 31	Table 29- Temperature Range Class of operation	
32	Table 30- Temperature Range Classes for Tighter Controlled Applications	
33	Table 31- Form Factor Performance Requirements	147
34	Table 32- EIA-364-1000 Test Details	
35	Table 33- Additional Test Procedures	
36	Table 34- Dimensions for QSFP-DD/QSFP-DD800 and Module Type 2A/2B	151
37	7,1 =	
38	List of Figures	
39 10	Figure 1: Application Reference Model	15
11	Figure 2: Module pad assignment and layout	
12	Figure 3: Example QSFP-DD/QSFP-DD800 host board schematic for Optical Modules	
13	Figure 4: Example QSFP-DD/QSFP-DD800 host board schematic for Active Copper Cables Module	
14	Figure 5: Example QSFP-DD/QSFP-DD800 host board schematic of Passive Copper Cables Module	
 15	Figure 6: SDA/SCL options for pull-up resistor, bus capacitance and rise/fall times	
16	Figure 7: TWI Timing Diagram	
17	Figure 8: Reference Power Supply Filter for Module Testing	36
1 8	Figure 9: Instantaneous and sustained peak currents for Icc Host (see Table 13)	
19	Figure 10: Host Noise Output Measuremnt	
50	Figure 11: Module Noise Output Measuremnt	
51	Figure 12: Module High Frequency Noise Tolerance	
52	Figure 13: Module Low Frequency Noise Tolerance	41
53	Figure 14: QSFP112 module pad assignment and layout	
54	Figure 15: Example OSEP112 Host Board Schematic for Ontical Modules	10

1	Figure 16: Example QSFP112 host board schematic for Active Copper Cable Module	50
2	Figure 17: Example QSFP112 Host Board Schematic for Passive Copper Cable Module	
3	Figure 18: SDA/SCL options for pull-up resistor, bus capacitance and rise/fall times	
4	Figure 19: TWI Timing Diagram	
5	Figure 20: Bus timing tWR	
6	Figure 21: Bus timing tNACK	
7	Figure 22: Bus timing tBPC	
8	Figure 23: Reference Power Supply Filter for Module Testing	
9	Figure 24: Instantaneous and sustained peak currents for Icc Host (see Table 13)	
10	Figure 25: Truncated Transfer Response for Host Board Power Supply Noise Output measurement	
11	Figure 26: Module Noise Injection Point	
12	Figure 27: Optical Media Dependent Interface port assignments	71
13	Figure 28: MPO-12 One row optical patchcord and module receptacle	72
14	Figure 29: MPO-16 One row optical patchcord and module receptacle	
15	Figure 30: MPO-12 Two row optical patchcord and module receptacle	
16	Figure 31: Duplex LC optical patchcord and module receptacle	
17	Figure 32: Dual CS connector optical patchcord and module receptacle	
18	Figure 33: Quad SN optical connector pathcord and four-port module receptacle	
19	Figure 34: Quad MDC optical connector patchcord and four-port module receptacle	
20	Figure 35: Dual SN optical connector patchcord and dual-port module receptacle	
21	Figure 36: Dual MDC optical connector patchcord and dual-port module receptacle	
22	Figure 37: Dual Duplex LC module receptacle (in support of breakout applications)	
23	Figure 38: Dual Duplex LC module receptacle port pitch	
24	Figure 39: Dual Duplex LC latch width	
25	Figure 40: Dual MPO module receptacle (in support of breakout applications)	
26	Figure 41: Dual MPO-12 module receptacle port pitch	
27	Figure 42: 2x1 stacked cage and module	
 28	Figure 43: Press fit cage for surface mount connector	
29	Figure 44: Type 1, Type 2, Type 2A, and Type 2B pluggable modules	
30	Figure 45: 2X1 stacked press fit connector/cage datum descriptions	
31	Figure 46: Surface mount connector/cage datum descriptions	
32	Figure 47: Type 1 module	
33	Figure 48: Type 2 module	
34	Figure 49: Type 2A Module	
35	Figure 50: Type 2B module	
36	Figure 51: Type 2A Module with heat sink	
37	Figure 52: Drawing of the module	
38	Figure 53: Drawing of module end face	
39	Figure 54: Detailed dimensions of the module opening	
40	Figure 55: Module paddle card dimensions	
41	Figure 56: Detail module pad dimensions	
42	Figure 57: Integrated connector in the 2x1 stacked cage	
43	Figure 58: 2x1 stacked cage	
44	Figure 59: 2x1 stacked cage dimensions	
45	Figure 60: Connector pads in 2x1 stacked cage as viewed from front	
46	Figure 61: 2x1 Bezel Opening	
47	Figure 62: 2X1 host board connector contacts	
48	Figure 63: 2X1 Host PCB layout	
1 0 49	Figure 64: 2X1 Host PCB detail layout	
+9 50	Figure 65: SMT connector in 1xn cage	
50 51	Figure 66: SMT 1x1 cage overview	
51 52	Figure 67: SMT 1x1 cage overviewFigure 67: SMT 1x1 cage detail design	
52 53	Figure 68: SMT 1x1 cage detail design	
<i>_</i>	1 19410 00. ONT 1X1 CONTROLO HONE AND SIDE VIEWS	101

1	Figure 69: SMT 1x1 connector detail design	
2	Figure 70: SMT 1x1 bezel opening	
3	Figure 71: SMT host PCB layout	110
4	Figure 72: SMT Connector and host PCB contact numbers	111
5	Figure 73: QSFP-DD800 module dimensions	114
6	Figure 74: QSFP-DD800 module leading edge dimensions	115
7	Figure 75: Detailed dimensions of the module opening	
8	Figure 76: QSFP-DD800 Module paddle card dimensions	118
9	Figure 77: QSFP-DD800 detail module paddle card dimensions	
10	Figure 78: Reduced pad SMT host PCB layout	
11	Figure 79: QSFP-DD800 2x1 SMT Stack Cage	
12	Figure 80: QSFP-DD800 2x1 SMT cage dimensions	
13	Figure 81: Connector pads in 2x1 SMT stacked cage as viewed from front	
14	Figure 82: 2x1 SMT Bezel Opening	
15	Figure 83: 2x1 SMT Pads Labeling	
16	Figure 84: QSFP-DD800 stacked SMT 2x1 connector	
17	Figure 85: 2x1 SMT Connector and Cage PCB Layout Implementation 1	
18	Figure 86: 2x1 SMT Connector and Cage PCB Layout Implementation 2	
19	Figure 87: Detail QSFP800 2x1 SMT connector host layout	
20	Figure 88: QSFP112 improved paddle card dimensions	
21	Figure 89: QSFP112 SMT 1x1 cage overview	
22	Figure 90: QSFP112 SMT 1x1 cage detail design	
23	Figure 91: QSFP112 SMT 1x1 cage detail design	
23 24	Figure 92: 1x1 SMT connector PCB layout implementation	
2 4 25	Figure 93: Alternate QSFP112 1x1 SMT connector PCB layout with QSFP28 Style A Cage	
25 26	Figure 94: QSFP112 2x1 SMT Connector and Cage System	
20 27	Figure 95: QSFP112 2x1 SMT Connector and Cage Detail View	
28	Figure 96: QSFP112 2x1 stacked SMT connector	
20 29	Figure 97: Connector pads in 2x1 SMT stacked cage as viewed from front	
29 30	Figure 98: 2x1 SMT Bezel Opening	
30 31	Figure 99: 2x1 SMT host pads labeling	
32	Figure 100: QSFP112 2x1 SMT connector host layout implementation 1	
33	Figure 101: QSFP112 2x1 SMT connector host layout implementation 2	
34	Figure 102: Informative overall module length with handle for Type 1 module	
3 4 35	Figure 103: Informative overall module length with handle for Type 2A and Type 2B modules	
	Figure 104: Example of single and dual stacked QSFP-DD/QSFP-DD800 module insertions	150
36 37		
	Figure 105: Type 2A and 2B example of 1X1 bezel design	
38	Figure 106: Type 2A and 2B example of 2X1 bezel design	
39 40	Figure 107: Example of extruded Heat Sink	
40 44	Figure 108: Example of die Cast Heat Sink with Metal Cover	
41	Figure 109: Example of zipper Fin Heat Sink	
42 42	Figure 110: Dual grounding path for EMI spring clip	
43	Figure 111: EMI spring clip	
44 45	Figure 112: Cage with integrated heat sink clips and EMI latch shield	
45 40	Figure 113: 1xn cage (side view)	
46 47	Figure 114: 2x1 Cabled upper connector/cage	
47 40	Figure 115: 2x1 Cabled upper connector/cage illustration	
48 40	Figure 116: Cabled upper connector over existing surface mount connector	
49	Figure 117: Lower SMT connector, upper press fit connector, and the 2x1 cage	
50	Figure 118: 2x1 Cabled over SMT connector and cage - Top View	
51	Figure 119: 2x1 Cabled over SMT connector and cage – Side View	
52	Figure 120: Cabled upper connector and surface mount connector dimensions	
53	Figure 121: 2x1 Cabled upper connector/cage host board connector contacts	168

1 Scope

The scope of this specification is the definition of high-speed/density 4 and 8 electrical lanes (4x, 8x) modules, cage and connector system. The QSFP-DD and QSFP112 both supports up to 400 Gb/s in aggregate respectively over 8 lanes of 50 Gb/s and over 4 lanes of 100 Gb/s electrical interfaces. The QSFP-DD800 supports up to 800 Gb/s in aggregate over 8 lanes of 100 Gb/s electrical interface. The QSFP-DD/QSFP-DD800 cage and connector designs with 8 lanes are compatible with the 4 lanes QSFP28/QSFP112. The QSFP-DD800 cage and connector is an incremental design with enhanced signal integrity and thermal which is backwards compatible to 8 lanes QSFP-DD and 4 lanes QSFP28. The QSFP112 cage and connector is an incremental design with enhanced signal integrity and thermal which is backwards compatible to 4 lanes QSFP28/QSFP+. The QSFP-DD800/QSFP112 supports up to 112 Gb/s (56 GBd) per lane electrical operation based on PAM4 signaling and is expected to be compliant to IEEE 802.3ck [17] and OIF 112G-VSR [22] when published.

This specification is intended to be used in combination with the Common Management Interface Specification (CMIS) [5]. Mutual dependencies exist between these two documents for timing parameters, management interface and register specifications.

1.1 Description of Chapters

QSFP-DD/QSFP-DD800/QSFP112 specifications are organized in to 10 chapters and 5 appendixes addressing electrical/management, optical, mechanical, and environmental aspect of the module.

All the requirements shall be considered for both QSFP-DD and QSFP-DD800 unless otherwise specified, 7.1, 7.2, 7.3, 7.4 are mechanical foundation sections applicable to QSFP-DD/QSFP-DD800 and QSFP112. QSFP112 requirements are organized into chapters 1, 2, 3, 5, and 9.

- Chapter 1 Scope and Purpose
- Chapter 2 References, Related Standards, and SFF Specifications
- Chapter 3 Introduction
- Chapter 4 QSFP-DD/QSFP-DD800 Electrical Specifications and Management Interface Timing
- Chapter 5 QSFP112 Electrical Specifications and Management Interface Timing
- Chapter 6 Optical Port Mapping and Optical Interfaces
- Chapter 7 Mechanical specifications and printed circuit board definition for QSFP-DD
- Chapter 8 Mechanical specifications and printed circuit board definition for QSFP-DD800
- Chapter 9 Mechanical specifications and printed circuit board definition for QSFP112
- Chapter 10 Environmental and thermal considerations.
- Appendix A Normative Module and Connector performance requirements
- Appendix B Informative overall module length with elastomeric handle
- Appendix C Informative QSFP-DD/QSFP-DD800 Module Type 2A and 2B Heat Sink Examples
- Appendix D QSFP-DD800 Cage and Heat Sink Mechanism and EMI fingers

Appendix E Informative QSFP-DD800 2x1 Cabled Connector and Cage.

2 2 References and Acronyms

2.1 Reference Standards and Specifications

- 4 The following documents are relevant to this specification:
- 5 [1] ANSI FC-PI-6 32GFC

3

7

11

12

13

14

15 16

17

18 19

20

21

22

23 24

25

26

27 28

29

30

32

34

36

37

38 39

43

- 6 [2] ANSI FC-PI-7 64GFC
 - [3] ANSI FC-PI-8 128GFC
- 8 [4] ASME Y14.5-2009 Dimensioning and Tolerancing
- 9 [5] Common Management Interface Specification (CMIS) 5.1, see 10 https://www.oiforum.com/wp-content/uploads/CMIS5p1 Third Party Spec.pdf
 - [6] CS-01242017 CS optical connector and receptacle, see http://www.qsfp-dd.com/optical-connector/
 - [7] EIA-364-1000 TS-1000B Environmental Test Methodology for Assessing the Performance of Electrical Connectors and Sockets Used in Controlled Environment Applications, revision B 2009
 - [8] EN6100-4-2 (IEC immunity standard on ESD), criterion B test specification
 - [9] Human Body Model per ANSI/ESDA/JEDEC JS-001
 - [10] IEC/UL 60950-1 Requirements for Information Technology Equipment, Section 4.5.4 (Touch Temperature Reference)
 - [11] IEC 61754-7-1 (Fibre Optic Interconnecting Devices and Passive Components Fibre Optic Connector Interfaces Part 7-1: Type MPO Connector Family One Fibre Row)
 - [12] IEC 61754-7-2 (Fibre Optic Interconnecting Devices and Passive Components Fibre Optic Connector Interfaces Part 7-2: Type MPO Connector Family Two Fibre Rows)
 - [13] IEC 61754-7-3 (Fibre Optic Interconnecting Devices and Passive Components Fibre Optic Connector Interfaces Part 7-3: Type MPO Connector Family Two Fibre Rows 16 Fibre Wide)
 - [14] IEC 61754-20 (Fibre Optic Interconnecting Devices and Passive Components Fibre Optic Connector Interfaces Part 20: Type LC Connector Family)
 - [15] IEEE Std 802.3TM-2018
 - [16] IEEE Std 802.3cd (50 Gb/s, 100 Gb/s, and 200 Gb/s Ethernet)
 - [17] IEEE Std 802.3ck (100 Gb/s, 200 Gb/s, and 400 Gb/s Electrical Interfaces)
 - [18] IEEE Std 1588 Precision Clock Synchronization Protocol PTP, 2019
 - [19] InfiniBand Architecture Specification Volume 2
- 31 [20] JEDEC JESD8C.01 Interface Standard for Nominal 3.0/3.3 V Supply Digital Integrated Circuit (LVCMOS)
 - [21] NXP UM10204, I2C-bus specification and user manual, Rev 6 4 April 2014.
- 33 [22] OIF CEI 4.0, CL-13 CEI-28G-VSR, CL-16 CEI-56G-VSR PAM4, and CEI-112G-VSR PAM4 specifications
 - [23] SN-60092019 SN optical connector and receptacle, see http://www.gsfp-dd.com/optical-connector/
- 35 [24] Telcordia GR63 NEBSTM Requirements: Physical Protection, Section 4.1.7, December 2017
 - [25] TIA-604-5 (FOCIS 5 Fiber Optic Connector Intermateability Standard- Type MPO)
 - [26] TIA-604-10 (FOCIS 10 Fiber Optic Connector Intermateability Standard-Type LC)
 - [27] TIA-604-18 (FOCIS 18 Fiber Optic Connector Intermateability Standard- Type MPO-16) Interfaces Part 7-1: Type MPO Connector Family One Fibre Row)
- 40 [28] USC-11383001 MDC optical plug and receptacle, see http://www.qsfp-dd.com/optical-connector/

41 2.2 SFF Specifications:

- 42 [29] SFF-8431 SFP+ 10 Gb/s and Low Speed Electrical Interface, Rev. 4.1
 - [30] SFF-8636 Management Interface for Cabled Environments, Rev. 2.10a
- 44 [31] SFF-8661 Specification for QSFP+ 4X Module, Rev. 2.5

1 [32] SFF-8679 QSFP28 4X Base Electrical Specifications, Rev. 1.8.

2 2.3 Acronyms and abbreviations

- 3 The following acronyms may be used in this specification.
- 4 ASIC Application Specific Integrated Circuit
- 5 CDR Clock and Data Recovery
- 6 CMIS Common Management Interface Specifications
- 7 DCR DC Resistance
- 8 DSP Digital Signal Processing
- 9 EMI Electromagnetic Interference
- 10 ESD Electrostatic Discharge
- 11 ESR Equivalent Series Resistance
- 12 Gb/s Gigabits per second
- 13 GBd Gigabaud
- 14 HCB Host Compliance Board
- 15 IntL Interrupt on Low Transition
- 16 I/O Input/Output
- 17 LOS Loss of Signal
- 18 LVCMOS Low Voltage Complementary Metal Oxide Semiconductor
- 19 LVTTL Low Voltage Transistor-Transistor Logic
- 20 MCB Module Compliance Board
- 21 NEBS Network Equipment Building System
- 22 OMA Optical Modulation Amplitude
- 23 PAM Pulse Amplitude Modulation
- 24 PCB Printed Circuit Board
- 25 PPS Pulse Per Seconds
- 26 PSU Power Supply Unit
- 27 PSNR Power Supply Noise Rejection
- 28 PTP Precision Time Protocol
- 29 Rx Receive Lanes
- 30 Retimer A device that uses a recovered clock to retime the data also referred to as a CDR
- 31 SerDes Serializer-Deserializer
- 32 SMT Surface Mount Technology
- 33 TIA Transimpedance Amplifier
- 34 TTL Transistor-Transistor Logic
- 35 Tx Transmit Lanes

39 40

36 TWI – Two wire interface compatible with NXP I²C [21].

37 2.4 Document Source

- 38 The QSFP-DD/QSFP-DD800/QSFP112 Hardware Specification for QSFP DOUBLE DENSITY 8X AND QSFP
 - 4X PLUGGABLE TRANSCEIVER can be obtained via the www.QSFP-DD.com web site.

3 Introduction

This Specification covers the following items:

- a) Electrical interfaces including pad assignments for data, control, status and power supplies and host PCB layout requirements.
- b) Optical interfaces (including optical receptacles and mating fiber plugs for multimode and single-mode duplex and parallel fiber applications). Breakout cable applications are also specified. Optical signaling specifications are not included in this document but are defined in the applicable industry standards.
- c) Mechanical specifications including dimensions and tolerances for the connector, cage and module system. Includes details of the requirements for correct mating of the module and host sides of the connector.
- d) Thermal requirements
- e) Electrostatic discharge (ESD) requirements by reference to industry standard limits and test methods.
- f) Timing requirements for management interface, low speed I/O, soft control and status functions.

This Specification does not cover the following items:

- a) Electromagnetic interference (EMI) protection. EMI protection is the responsibility of the implementers of the cages and modules.
- b) Memory map definition, which can be found in the 'Common Management Interface Specification for 8x/16x pluggable transceivers' (see www.QSFP-DD.com).

3.1 Document Overview and Organization

Implementations compliant to electrical signal contact and lane assignments, electrical and power requirements for QSFP-DD/QSFP-DD800 are defined in Chapter 4 and the requirements for QSFP112 are defined in Chapter 5. The optical lane assignments are defined in Chapter 6 ensure that the pluggable modules and cable assemblies are functionally interchangeable. Dimensions, mounting and insertion requirements defined in Chapter 7 for the bezel, optical module, cable plug, cage and connector system on a circuit board ensure that these products are mechanically interchangeable. Chapter 8 describes an improved QSFP-DD form factor called QSFP-DD800 with improved signal integrity for 100 Gb/s per lane operation with an aggregate bandwidth of 800 Gb/s. Chapter 9 describes an improved QSFP+ form factor called QSFP112 with improved signal integrity for 100 Gb/s per lane operation and with an aggregate bandwidth of 400 Gb/s. Environmental and thermal considerations are defined in Chapter 10.

Normative connector performance tables are in Appendix A, informative module overall length in Appendix B, informative QSFP-DD/QSFP-DD800 module type 2A/2B heat sink examples in Appendix C, informative QSFP-DD800 cage, heat sink, and EMI fingers in Appendix D, informative QSFP-DD800 2x1 cabled connector and cage system in Appendix E.

1

3.2 Applications

This specification defines a common eight-lanes and four-lanes pluggable modules (including cables) which may satisfy e.g., Ethernet, InfiniBand, and/or Fibre Channel requirements. The QSFP-DD/QSFP-DD800/QSFP112 specifications are applicable to pluggable modules or direct attach cables based on multimode fiber, single mode fiber or copper wires. QSFP-DD/QSFP-DD800/QSFP112 application reference model is shown in Figure 1, where the focus of this specification is mechanical, electrical and thermal behavior at the interface between a host and the QSFP-DD/QSFP-DD800/QSFP112 modules.




Figure 1: Application Reference Model

11 12 13

10

14

15

16

17

Note: For high speed electrical signals and compliance board methodology for 50 Gb/s/lane C2M operation see IEEE 802.3 CL 120E [15] and OIF CEI-56G-VSR-PAM4 (CEI 4.0 CL 16) [22], and for copper cabling see IEEE 802.3cd CL 136 [16]. For high speed electrical signals and compliance board methodology for 100 Gb/s/lane C2M operation see IEEE 802.3ck CL 120G and OIF CEI-112G-VSR drafts, and for copper cabling see IEEE 802.3ck CL 162 draft.

18 19

20 21

22

23 24

3.3 Module management and control

The CMIS memory management map is defined for QSFP-DD, QSFP-DD800, and QSFP112 module management and control. Note: The CMIS management memory map structurally supports multiples of 8 lanes. In case of QSFP112 plugged into QSFP-DD/QSFP-DD800 or into QSFP112 socket, host lanes 5-8 are physically not connected and should be ignored. The QSFP112 make use of host lanes 1-4 only.

QSFP-DD/QSFP-DD800 Electrical Specification and Management Interface Timing This Chapter contains signal definitions and requirements that are specific to the QSFP-DD/QSFP-DD800

modules. High-speed signal requirements including compliance points for electrical measurements are defined in the applicable industry standard.

This Chapter contains signal definitions and requirements that are specific to the QSFP-DD/QSFP-DD800

4 5 6

7 hosts and modules. Hosts designed to the requirements of this chapter accept modules in the QSFP family as 8 well as QSFP-DD/QSFP-DD800 modules. Requirements for QSFP112 hosts and modules are provided in 5. 9 High-speed signal requirements including compliance points for electrical measurements are defined in the applicable industry standards.

10

11

12 13

14

15

16 17

18 19 20

21

22

23 24

25

26

27 28 29

30

31 32

33 34

35

36 37

38 39

40

41

42

43 44 45

46

47 48

49

50

51

4.1 Electrical Connector

The QSFP-DD/QSFP-DD800 module edge connector consists of a single paddle card with 38 pads on the top and 38 pads on the bottom of the paddle card for a total of 76 pads. The pads are defined in such a manner to accommodate insertion of a classic QSFP+/QSFP28/QSFP112 module into a QSFP-DD/QSFP-DD800 receptacles. The classic QSFP+/QSFP28/QSFP112 signal locations are deeper on the paddlecard, so that classic QSFP+/QSFP28/QSFP112 module pads only connect to the longer row of connector pads, leaving the short row of connector pads unconnected in a QSFP+/QSFP28/QSFP112 applications.

The pads are designed for a sequenced mating:

First mate "1A/1B" – ground pads Second mate "2A/2B" – power pads Third mate "3A/3B" - signal pads

Where color green identifies ground pads, color red identifies power pads, color orange identifies low speed signal/control pads, and color blue identifies high speed I/O pads.


Because the QSFP-DD/QSFP-DD800 modules have 2 rows of pads, the additional QSFP-DD/QSFP-DD800 pads will have an intermittent connection with the classic QSFP+/QSFP28/QSFP112 pads in the connector during the module insertion and removal. The 'classic' QSFP+/QSFP28/QSFP112 pads have a 'B' label shown in Table 1 to designate them as the second row of module pads to contact the QSFP-DD/QSFP-DD800 connectors. The additional QSFP-DD/QSFP-DD800 pads have an 'A' label in Table 1 to designate them as the first row of module pads to contact the QSFP-DD/QSFP-DD800 connectors.

The additional QSFP-DD/QSFP-DD800 pads have first, second and third mate to the connector pads for both insertion and removal. Each of the first, second and third mate connections of the classic QSFP+/QSFP28/QSFP112 pads and the respective additional QSFP-DD/QSFP-DD800 pads are simultaneous.

Figure 2 shows the signal symbols and pad numbering for the QSFP-DD/QSFP-DD800 module edge connectors. The diagram shows the module PCB edge as a top and bottom view. There are 76 pads intended for high speed signals, low speed signals, power and ground connections.

Table 1 provides more information about each of the 76 pads. Figure 55 and Figure 56 show QSFP-DD pad dimensions and Figure 76 and Figure 77 show QSFP-DD800 pad dimensions. The QSFP-DD connector can be integrated into a 2x1 stacked configuration with 2 ports as illustrated in Figure 57 Figure 43or a surface mount configuration as shown in Figure 46. The QSFP-DD800 connector can be integrated into a 2x1 stacked SMT configuration with 2 ports as illustrated in Figure 79, Figure 43 a surface mount configuration which is identical to QSFP-DD 1x1 SMT as shown in Figure 46, and a 2x1 cabled connector cage system as shown by Figure 116.

For EMI protection the signals from the host connector should be shut off when the QSFP-DD/QSFP-DD800 modules are not present. Standard board layout practices such as connections to Vcc and GND with vias, use of short and equal-length differential signal lines are recommended. The chassis ground (case common) of the QSFP-DD/QSFP-DD800 modules should be isolated from the module's circuit ground, GND, to provide the equipment designer flexibility regarding connections between external electromagnetic interference shields and circuit ground, GND, of the module.






Figure 2: Module pad assignment and layout

Table 1- Pad Function Definition

Pad		Table 1- Pad Function Definition				
CML-I	Pad	Logic	Symbol	Description		Notes
CML-I	1		GND	Ground	1B	1
GND	2	CML-I	Tx2n	Transmitter Inverted Data Input	3B	
5 CML-I Tx4p Transmitter Inverted Data Input 38 6 CML-I Tx4p Transmitter Non-Inverted Data Input 38 7 GND Ground 1B 1 8 LVTTL-I ModSelL Module Reset 3B 9 LVTTL-I ResetL Module Reset 3B 10 VcCRx 4-3.3V Power Supply Receiver 2B 2 11 LVCMOS-I/O SCL TWI serial interface clock 3B 12 LVCMOS-I/O SDA TWI serial interface data 3B 13 GND Ground 1B 1 14 CML-O Rx3p Receiver Non-Inverted Data Output 3B 15 CML-O Rx3p Receiver Non-Inverted Data Output 3B 16 GND Ground 1B 1 17 CML-O Rx1p Receiver Non-Inverted Data Output 3B 18 CML-O Rx1n Receiver Non-Inverted Data Output 3B 18	3	CML-I	Tx2p	Transmitter Non-Inverted Data Input	3B	
6 CML-I Tx4p Transmitter Non-Inverted Data Input 3B 1 8 LVTTL-I ModSelL Module Select 3B 3B 9 LVTTL-I ResetL Module Reset 3B 3B 10 VccRx +3.3V Power Supply Receiver 2B 2 11 LVCMOS-I/O SCL TWI serial interface clock 3B 12 LVCMOS-I/O SDA TWI serial interface clock 3B 13 GND Ground 1B 1 14 CML-O Rx3p Receiver Non-Inverted Data Output 3B 15 CML-O Rx3n Receiver Inverted Data Output 3B 16 GND Ground 1B 1 17 CML-O Rx1p Receiver Inverted Data Output 3B 1 18 CML-O Rx1n Receiver Inverted Data Output 3B 1 19 GND Ground 1B 1 1 20 CML-O Rx2n<	4				1B	1
7 GND Ground 1B 1 8 LVTTL-I ModSell Module Select 3B 9 LVTTL-I Resett 3B 10 VCCRX +3.3V Power Supply Receiver 2B 2 11 LVCMOS-I/O SCL TWI serial interface clock 3B 12 LVCMOS-I/O SDA TWI serial interface data 3B 13 GND Ground 1B 1 14 CML-O Rx3p Receiver Non-Inverted Data Output 3B 15 CML-O Rx3n Receiver Inverted Data Output 3B 16 GND Ground 1B 1 17 CML-O Rx1p Receiver Inverted Data Output 3B 18 CML-O Rx1n Receiver Inverted Data Output 3B 19 GND Ground 1B 1 20 GNL-O Rx2n Receiver Inverted Data Output 3B 21 CML-O Rx4n Receiver Inve	5	CML-I	Tx4n	Transmitter Inverted Data Input	3B	
8 LVTTL-I ModSelL Module Reset 3B 9 LVTTL-I Resett Module Reset 3B 10 VccRx +3.3V Power Supply Receiver 2B 2 11 LVCMOS-I/O SCL TWI serial interface clock 3B 12 LVCMOS-I/O SDA TWI serial interface data 3B 13 GND Ground 1B 1 14 CML-O Rx3p Receiver Non-Inverted Data Output 3B 15 CML-O Rx3n Receiver Inverted Data Output 3B 16 GND Ground 1B 1 17 CML-O Rx1p Receiver Inverted Data Output 3B 18 CML-O Rx1n Receiver Inverted Data Output 3B 19 GND Ground 1B 1 20 GND Ground 1B 1 21 CML-O Rx2n Receiver Non-Inverted Data Output 3B 22 CML-O R	6	CML-I	Tx4p	Transmitter Non-Inverted Data Input	3B	
9 LVTTL-I ResetL Module Reset 3B 10 VccRx +3.3V Power Supply Receiver 2B 2 11 LVCMOS-I/O SCL TWI serial interface clock 3B 12 LVCMOS-I/O SDA TWI serial interface clock 3B 13 GND Ground 1B 1 14 CML-O Rx3p Receiver Inverted Data Output 3B 15 CML-O Rx3n Receiver Inverted Data Output 3B 16 GND Ground 1B 1 17 CML-O Rx1p Receiver Inverted Data Output 3B 18 CML-O Rx1n Receiver Inverted Data Output 3B 19 GND Ground 1B 1 20 GND Ground 1B 1 21 CML-O Rx2n Receiver Inverted Data Output 3B 22 CML-O Rx4p Receiver Non-Inverted Data Output 3B 23 GND	7		GND	Ground	1B	1
10	8	LVTTL-I	ModSelL	Module Select	3B	
11 LVCMOS-I/O SCL TWI serial interface clock 3B 12 LVCMOS-I/O SDA TWI serial interface data 3B 13 GND Ground 1B 1 14 CML-O Rx3p Receiver Non-Inverted Data Output 3B 15 CML-O Rx3n Receiver Inverted Data Output 3B 16 GND Ground 1B 1 17 CML-O Rx1p Receiver Inverted Data Output 3B 18 CML-O Rx1n Receiver Inverted Data Output 3B 19 GND Ground 1B 1 20 GND Ground 1B 1 21 CML-O Rx2n Receiver Inverted Data Output 3B 1 21 CML-O Rx2p Receiver Non-Inverted Data Output 3B 1 22 CML-O Rx4p Receiver Non-Inverted Data Output 3B 1 23 GNL-O Rx4p Receiver Non-Inverted Data Output <td>9</td> <td>LVTTL-I</td> <td>ResetL</td> <td>Module Reset</td> <td>3B</td> <td></td>	9	LVTTL-I	ResetL	Module Reset	3B	
12	10		VccRx	+3.3V Power Supply Receiver	2B	2
13	11	LVCMOS-I/O	SCL	TWI serial interface clock	3B	
14 CML-O Rx3p Receiver Non-Inverted Data Output 3B 15 CML-O Rx3n Receiver Inverted Data Output 3B 16 GND Ground 1B 1 17 CML-O Rx1p Receiver Inverted Data Output 3B 18 CML-O Rx1n Receiver Inverted Data Output 3B 19 GND Ground 1B 1 20 GND Ground 1B 1 21 CML-O Rx2n Receiver Inverted Data Output 3B 22 CML-O Rx2p Receiver Non-Inverted Data Output 3B 23 GND Ground 1B 1 24 CML-O Rx4n Receiver Inverted Data Output 3B 25 CML-O Rx4n Receiver Non-Inverted Data Output 3B 26 GND Ground 1B 1 27 LVTTL-O Module Present 3B 1 28 LVTTL-O IntL/ Rx	12	LVCMOS-I/O	SDA	TWI serial interface data	3B	
15	13		GND	Ground	1B	1
16 GND Ground 1B 1 17 CML-O Rx1p Receiver Non-Inverted Data Output 3B 18 CML-O Rx1n Receiver Inverted Data Output 3B 19 GND Ground 1B 1 20 GND Ground 1B 1 21 CML-O Rx2n Receiver Inverted Data Output 3B 22 CML-O Rx2p Receiver Non-Inverted Data Output 3B 23 GND Ground 1B 1 24 CML-O Rx4n Receiver Inverted Data Output 3B 23 GND Ground 1B 1 24 CML-O Rx4n Receiver Inverted Data Output 3B 25 CML-O Rx4p Receiver Non-Inverted Data Output 3B 25 CML-O Rx4p Receiver Non-Inverted Data Output 3B 26 GND Ground 1B 1 27 LVTTL-O Inttractive Non-	14	CML-O	Rx3p	Receiver Non-Inverted Data Output	3B	
17 CML-O Rx1p Receiver Non-Inverted Data Output 3B 18 CML-O Rx1n Receiver Inverted Data Output 3B 19 GND Ground 1B 1 20 GND Ground 1B 1 21 CML-O Rx2n Receiver Inverted Data Output 3B 22 CML-O Rx2p Receiver Non-Inverted Data Output 3B 23 GND Ground 1B 1 24 CML-O Rx4n Receiver Inverted Data Output 3B 25 CML-O Rx4n Receiver Non-Inverted Data Output 3B 25 CML-O Rx4p Receiver Non-Inverted Data Output 3B 26 GND Ground 1B 1 27 LVTTL-O ModPrsL Module Present 3B 28 LVTTL-O Inttr/RxLOS Interrupt/optional RxLOS 3B 29 VccTx +3.3V Power supply ransmitter 2B 2 30	15	CML-O	Rx3n	Receiver Inverted Data Output	3B	
18 CML-O Rx1n Receiver Inverted Data Output 3B 19 GND Ground 1B 1 20 GND Ground 1B 1 21 CML-O Rx2n Receiver Inverted Data Output 3B 22 CML-O Rx2p Receiver Non-Inverted Data Output 3B 23 GND Ground 1B 1 24 CML-O Rx4n Receiver Inverted Data Output 3B 25 CML-O Rx4p Receiver Non-Inverted Data Output 3B 25 CML-O Rx4p Receiver Non-Inverted Data Output 3B 26 GND Ground 1B 1 27 LVTTL-O ModPrsL Module Present 3B 28 LVTTL-O Interrupt/optional RxLOS 3B 29 VccTx +3.3V Power supply transmitter 2B 2 30 VccTx +3.3V Power supply 2B 2 31 LVTTL-I LPMode/ TxDis </td <td>16</td> <td></td> <td>GND</td> <td>Ground</td> <td>1B</td> <td>1</td>	16		GND	Ground	1B	1
19	17	CML-O	Rx1p	Receiver Non-Inverted Data Output	3B	
20 GND Ground 1B 1 21 CML-O Rx2n Receiver Inverted Data Output 3B 22 CML-O Rx2p Receiver Inverted Data Output 3B 23 GND Ground 1B 1 24 CML-O Rx4n Receiver Inverted Data Output 3B 25 CML-O Rx4p Receiver Non-Inverted Data Output 3B 26 GND Ground 1B 1 26 GND Ground 1B 1 27 LVTTL-O Module Present 3B 8 28 LVTTL-O IntL / RxLOS Interrupt/optional RxLOS 3B 1 29 VccTx +3.3V Power supply transmitter 2B 2 2 30 Vcc1 +3.3V Power supply transmitter 2B 2 31 LVTTL-I LPMode/ TxDis Low Power mode/optional TX Disable 3B 32 GND Ground 1B 1 33	18	CML-O	Rx1n	Receiver Inverted Data Output	3B	
21 CML-O Rx2n Receiver Inverted Data Output 3B 22 CML-O Rx2p Receiver Non-Inverted Data Output 3B 23 GND Ground 1B 1 24 CML-O Rx4n Receiver Inverted Data Output 3B 25 CML-O Rx4p Receiver Non-Inverted Data Output 3B 26 GND Ground 1B 1 26 GND Ground 1B 1 26 GND Ground 1B 1 27 LVTTL-O ModPrsL Module Present 3B 28 LVTTL-O IntL/ RxLOS Interrupt/optional RxLOS 3B 29 VccTx +3.3V Power supply transmitter 2B 2 30 VccTx +3.3V Power supply 2B 2 31 LVTTL-I LPMode/ TxDis Low Power mode/optional TX Disable 3B 3B 32 GND Ground 1B 1 33 CML-I </td <td>19</td> <td></td> <td>GND</td> <td>Ground</td> <td>1B</td> <td>1</td>	19		GND	Ground	1B	1
22 CML-O Rx2p Receiver Non-Inverted Data Output 3B 23 GND Ground 1B 1 24 CML-O Rx4n Receiver Inverted Data Output 3B 25 CML-O Rx4p Receiver Non-Inverted Data Output 3B 26 GND Ground 1B 1 27 LVTTL-O ModPrsL Module Present 3B 28 LVTTL-O IntL/ RxLOS 1B 1 29 VccTx +3.3V Power supply transmitter 2B 2 30 Vcc1 +3.3V Power supply and supp			GND	Ground	1B	1
23 GND Ground 1B 1 24 CML-O Rx4n Receiver Inverted Data Output 3B 25 CML-O Rx4p Receiver Non-Inverted Data Output 3B 26 GND Ground 1B 1 27 LVTTL-O ModPrsL Module Present 3B 28 LVTTL-O IntL/ RxLOS Interrupt/optional RxLOS 3B 29 VccTx +3.3V Power supply transmitter 2B 2 30 Vcc1 +3.3V Power supply 2B 2 31 LVTTL-I LPMode/ TxDis Low Power mode/optional TX Disable 3B 32 GND Ground 1B 1 33 CML-I Tx3p Transmitter Non-Inverted Data Input 3B 34 CML-I Tx3n Transmitter Inverted Data Input 3B 35 GND Ground 1B 1 36 CML-I Tx1n Transmitter Inverted Data Input 3B 37			Rx2n	Receiver Inverted Data Output		
24 CML-O Rx4n Receiver Inverted Data Output 3B 25 CML-O Rx4p Receiver Non-Inverted Data Output 3B 26 GND Ground 1B 1 27 LVTTL-O ModPrsL Module Present 3B 28 LVTTL-O IntL/ RxLOS Interrupt/optional RxLOS 3B 29 VccTx +3.3V Power supply transmitter 2B 2 30 Vcc1 +3.3V Power supply transmitter 2B 2 31 LVTTL-I LPMode/ TxDis Low Power mode/optional TX Disable 3B 2 31 LVTTL-I LPMode/ TxDis Low Power mode/optional TX Disable 3B 2 32 GND Ground 1B 1 33 CML-I Tx3p Transmitter Non-Inverted Data Input 3B 34 CML-I Tx1p Transmitter Inverted Data Input 3B 35 GND Ground 1B 1 36 CML-I Tx6n Transmit		CML-O		Receiver Non-Inverted Data Output		
25 CML-O Rx4p Receiver Non-Inverted Data Output 3B 26 GND Ground 1B 1 27 LVTTL-O ModPrsL Module Present 3B 28 LVTTL-O IntL/ RxLOS Interrupt/optional RxLOS 3B 29 VccTx +3.3V Power supply transmitter 2B 2 30 Vcc1 +3.3V Power supply 2B 2 31 LVTTL-I LPMode/ TxDis Low Power mode/optional TX Disable 3B 3B 32 GND Ground 1B 1 1 33 CML-I Tx3p Transmitter Non-Inverted Data Input 3B 3B 34 CML-I Tx3n Transmitter Inverted Data Input 3B 3B 35 GND Ground 1B 1 36 CML-I Tx1p Transmitter Inverted Data Input 3B 37 CML-I Tx6n Transmitter Inverted Data Input 3A 40 CML-I Tx6p				Ground		1
26 GND Ground 1B 1 27 LVTTL-O ModPrsL Module Present 3B 28 LVTTL-O IntL/ RxLOS Interrupt/optional RxLOS 3B 29 VccTx +3.3V Power supply transmitter 2B 2 30 Vcc1 +3.3V Power supply transmitter 2B 2 31 LVTTL-I LPMode/ TxDisable 3B 3B 31 LVTTL-I LPMode/ TxDisable 3B 3B 32 GND Ground 1B 1 33 CML-I Tx3p Transmitter Non-Inverted Data Input 3B 34 CML-I Tx3n Transmitter Inverted Data Input 3B 35 GND Ground 1B 1 36 CML-I Tx1p Transmitter Inverted Data Input 3B 37 CML-I Tx6n Ground 1B 1 38 GND Ground 1A 1 40 CML-I Tx6n <td></td> <td></td> <td>Rx4n</td> <td></td> <td></td> <td></td>			Rx4n			
27 LVTTL-O ModPrsL Module Present 3B 28 LVTTL-O IntL/RxLOS Interrupt/optional RxLOS 3B 29 VccTx +3.3V Power supply transmitter 2B 2 30 Vcc1 +3.3V Power supply 2B 2 31 LVTTL-I LPMode/ TxDis Low Power mode/optional TX Disable 3B 3B 32 GND Ground 1B 1 33 CML-I Tx3p Transmitter Non-Inverted Data Input 3B 34 CML-I Tx3n Transmitter Inverted Data Input 3B 35 GND Ground 1B 1 36 CML-I Tx1p Transmitter Non-Inverted Data Input 3B 37 CML-I Tx6n Ground 1B 1 38 GND Ground 1A 1 40 CML-I Tx6n Transmitter Inverted Data Input 3A 41 CML-I Tx6p Transmitter Non-Inverted Data Input 3A		CML-O				
28 LVTTL-O IntL/ RxLOS Interrupt/optional RxLOS 3B 29 VccTx +3.3V Power supply transmitter 2B 2 30 Vcc1 +3.3V Power supply 2B 2 31 LVTTL-I LPMode/ LPMode/ TxDis Low Power mode/optional TX Disable TxDis 3B 3B 32 GND Ground 1B 1 33 CML-I Tx3p Transmitter Non-Inverted Data Input 3B 34 CML-I Tx3n Transmitter Inverted Data Input 3B 35 GND Ground 1B 1 36 CML-I Tx1p Transmitter Non-Inverted Data Input 3B 37 CML-I Tx1n Transmitter Inverted Data Input 3B 38 GND Ground 1A 1 40 CML-I Tx6n Transmitter Inverted Data Input 3A 41 CML-I Tx6p Transmitter Non-Inverted Data Input 3A 42 GND Ground 1A <t< td=""><td></td><td></td><td></td><td></td><td>I .</td><td>1</td></t<>					I .	1
29 VccTx +3.3V Power supply transmitter 2B 2 30 Vcc1 +3.3V Power supply 2B 2 31 LVTTL-I LPMode/ TxDis Low Power mode/optional TX Disable 3B 32 GND Ground 1B 1 33 CML-I Tx3p Transmitter Non-Inverted Data Input 3B 3B 34 CML-I Tx3n Transmitter Inverted Data Input 3B 1 35 GND Ground 1B 1 36 CML-I Tx1p Transmitter Non-Inverted Data Input 3B 37 CML-I Tx1n Transmitter Inverted Data Input 3B 38 GND Ground 1A 1 40 CML-I Tx6n Transmitter Inverted Data Input 3A 41 CML-I Tx6p Transmitter Non-Inverted Data Input 3A 42 GND Ground 1A 1 43 CML-I Tx8n Transmitter Inverted Data Input				Module Present		
30 Vcc1 +3.3V Power supply 2B 2 31 LVTTL-I LPMode/ TxDis Low Power mode/optional TX Disable 3B 32 GND Ground 1B 1 33 CML-I Tx3p Transmitter Non-Inverted Data Input 3B 3B 34 CML-I Tx3n Transmitter Inverted Data Input 3B 1 35 GND Ground 1B 1 36 CML-I Tx1p Transmitter Non-Inverted Data Input 3B 37 CML-I Tx1n Transmitter Inverted Data Input 3B 38 GND Ground 1B 1 39 GND Ground 1A 1 40 CML-I Tx6n Transmitter Inverted Data Input 3A 41 CML-I Tx6p Transmitter Non-Inverted Data Input 3A 42 GND Ground 1A 1 43 CML-I Tx8n Transmitter Non-Inverted Data Input 3A		LVTTL-O				
31 LVTTL-I LPMode/ TxDis Low Power mode/optional TX Disable 3B 32 GND Ground 1B 1 33 CML-I Tx3p Transmitter Non-Inverted Data Input 3B 34 CML-I Tx3n Transmitter Inverted Data Input 3B 35 GND Ground 1B 1 36 CML-I Tx1p Transmitter Non-Inverted Data Input 3B 37 CML-I Tx1n Transmitter Inverted Data Input 3B 38 GND Ground 1B 1 39 GND Ground 1A 1 40 CML-I Tx6n Transmitter Inverted Data Input 3A 41 CML-I Tx6p Transmitter Non-Inverted Data Input 3A 42 GND Ground 1A 1 43 CML-I Tx8n Transmitter Inverted Data Input 3A 44 CML-I Tx8p Transmitter Non-Inverted Data Input 3A						
TxDis GND Ground 1B 1 33 CML-I Tx3p Transmitter Non-Inverted Data Input 3B 3B 34 CML-I Tx3n Transmitter Inverted Data Input 3B 3B 35 GND Ground 1B 1 36 CML-I Tx1p Transmitter Non-Inverted Data Input 3B 37 CML-I Tx1n Transmitter Inverted Data Input 3B 38 GND Ground 1B 1 39 GND Ground 1A 1 40 CML-I Tx6n Transmitter Inverted Data Input 3A 41 CML-I Tx6p Transmitter Non-Inverted Data Input 3A 42 GND Ground 1A 1 43 CML-I Tx8n Transmitter Inverted Data Input 3A 44 CML-I Tx8p Transmitter Non-Inverted Data Input 3A					I .	2
33 CML-I Tx3p Transmitter Non-Inverted Data Input 3B 34 CML-I Tx3n Transmitter Inverted Data Input 3B 35 GND Ground 1B 1 36 CML-I Tx1p Transmitter Non-Inverted Data Input 3B 37 CML-I Tx1n Transmitter Inverted Data Input 3B 38 GND Ground 1B 1 39 GND Ground 1A 1 40 CML-I Tx6n Transmitter Inverted Data Input 3A 41 CML-I Tx6p Transmitter Non-Inverted Data Input 3A 42 GND Ground 1A 1 43 CML-I Tx8n Transmitter Inverted Data Input 3A 44 CML-I Tx8p Transmitter Non-Inverted Data Input 3A	31	LVTTL-I		Low Power mode/optional TX Disable	3B	
34CML-ITx3nTransmitter Inverted Data Input3B35GNDGround1B136CML-ITx1pTransmitter Non-Inverted Data Input3B37CML-ITx1nTransmitter Inverted Data Input3B38GNDGround1B139GNDGround1A140CML-ITx6nTransmitter Inverted Data Input3A41CML-ITx6pTransmitter Non-Inverted Data Input3A42GNDGround1A143CML-ITx8nTransmitter Inverted Data Input3A44CML-ITx8pTransmitter Non-Inverted Data Input3A			GND		I .	1
35 GND Ground 1B 1 36 CML-I Tx1p Transmitter Non-Inverted Data Input 3B 37 CML-I Tx1n Transmitter Inverted Data Input 3B 38 GND Ground 1B 1 39 GND Ground 1A 1 40 CML-I Tx6n Transmitter Inverted Data Input 3A 41 CML-I Tx6p Transmitter Non-Inverted Data Input 3A 42 GND Ground 1A 1 43 CML-I Tx8n Transmitter Inverted Data Input 3A 44 CML-I Tx8p Transmitter Non-Inverted Data Input 3A	33	CML-I	Tx3p	Transmitter Non-Inverted Data Input	3B	
36 CML-I Tx1p Transmitter Non-Inverted Data Input 3B 37 CML-I Tx1n Transmitter Inverted Data Input 3B 38 GND Ground 1B 1 39 GND Ground 1A 1 40 CML-I Tx6n Transmitter Inverted Data Input 3A 41 CML-I Tx6p Transmitter Non-Inverted Data Input 3A 42 GND Ground 1A 1 43 CML-I Tx8n Transmitter Inverted Data Input 3A 44 CML-I Tx8p Transmitter Non-Inverted Data Input 3A	34	CML-I	Tx3n	Transmitter Inverted Data Input	3B	
37 CML-I Tx1n Transmitter Inverted Data Input 3B 38 GND Ground 1B 1 39 GND Ground 1A 1 40 CML-I Tx6n Transmitter Inverted Data Input 3A 41 CML-I Tx6p Transmitter Non-Inverted Data Input 3A 42 GND Ground 1A 1 43 CML-I Tx8n Transmitter Inverted Data Input 3A 44 CML-I Tx8p Transmitter Non-Inverted Data Input 3A	35		GND	Ground	1B	1
38 GND Ground 1B 1 39 GND Ground 1A 1 40 CML-I Tx6n Transmitter Inverted Data Input 3A 41 CML-I Tx6p Transmitter Non-Inverted Data Input 3A 42 GND Ground 1A 1 43 CML-I Tx8n Transmitter Inverted Data Input 3A 44 CML-I Tx8p Transmitter Non-Inverted Data Input 3A		CML-I	Tx1p	Transmitter Non-Inverted Data Input		
39 GND Ground 1A 1 40 CML-I Tx6n Transmitter Inverted Data Input 3A 41 CML-I Tx6p Transmitter Non-Inverted Data Input 3A 42 GND Ground 1A 1 43 CML-I Tx8n Transmitter Inverted Data Input 3A 44 CML-I Tx8p Transmitter Non-Inverted Data Input 3A		CML-I		Transmitter Inverted Data Input		
40CML-ITx6nTransmitter Inverted Data Input3A41CML-ITx6pTransmitter Non-Inverted Data Input3A42GNDGround1A143CML-ITx8nTransmitter Inverted Data Input3A44CML-ITx8pTransmitter Non-Inverted Data Input3A						1
41CML-ITx6pTransmitter Non-Inverted Data Input3A42GNDGround1A143CML-ITx8nTransmitter Inverted Data Input3A44CML-ITx8pTransmitter Non-Inverted Data Input3A	39			Ground		1
42GNDGround1A143CML-ITx8nTransmitter Inverted Data Input3A44CML-ITx8pTransmitter Non-Inverted Data Input3A						
43CML-ITx8nTransmitter Inverted Data Input3A44CML-ITx8pTransmitter Non-Inverted Data Input3A		CML-I		Transmitter Non-Inverted Data Input		
44 CML-I Tx8p Transmitter Non-Inverted Data Input 3A						1
			Tx8n			
45 GND Ground 1A 1		CML-I		Transmitter Non-Inverted Data Input		
	45		GND	Ground	1A	1

Pad	Logic	Symbol	Description	Plug Sequence ⁴	Notes
46	LVCMOS /CML-I	P/VS4	Programmable/Module Vendor Specific 4	3A	5
47	LVCMOS /CML-I	P/VS1	Programmable/Module Vendor Specific 1	3A	5
48		VccRx1	3.3V Power Supply	2A	2 5
49	LVCMOS /CML-O	P/VS2	Programmable/Module Vendor Specific 2	3A	5
50	LVCMOS /CML-O	P/VS3	Programmable/Module Vendor Specific 3	3A	5
51		GND	Ground	1A	1
52	CML-O	Rx7p	Receiver Non-Inverted Data Output	3A	
53	CML-O	Rx7n	Receiver Inverted Data Output	3A	
54		GND	Ground	1A	1
55	CML-O	Rx5p	Receiver Non-Inverted Data Output	3A	
56	CML-O	Rx5n	Receiver Inverted Data Output	3A	
57		GND	Ground	1A	1
58		GND	Ground	1A	1
59	CML-O	Rx6n	Receiver Inverted Data Output	3A	
60	CML-O	Rx6p	Receiver Non-Inverted Data Output	3A	
61		GND	Ground	1A	1
62	CML-O	Rx8n	Receiver Inverted Data Output	3A	
63	CML-O	Rx8p	Receiver Non-Inverted Data Output	3A	
64		GND	Ground	1A	1
65		NC	No Connect	3A	3
66		Reserved	For future use	3A	3
67		VccTx1	3.3V Power Supply	2A	2
68		Vcc2	3.3V Power Supply	2A	2
69	LVCMOS-I	ePPS/Clock	1PPS PTP clock or reference clock input	3A	6
70		GND	Ground	1A	1
71	CML-I	Tx7p	Transmitter Non-Inverted Data Input	3A	
72	CML-I	Tx7n	Transmitter Inverted Data Input	3A	
73		GND	Ground	1A	1
74	CML-I	Tx5p	Transmitter Non-Inverted Data Input	3A	
75	CML-I	Tx5n	Transmitter Inverted Data Input	3A	
76		GND	Ground	1A	1

Note 1: QSFP-DD uses common ground (GND) for all signals and supply (power). All are common within the QSFP-DD module and all module voltages are referenced to this potential unless otherwise noted. Connect these directly to the host board signal-common ground plane. Each connector Gnd contact is rated for a steady state current of 500 mA.

Note 2: VccRx, VccRx1, Vcc1, Vcc2, VccTx and VccTx1 shall be applied concurrently. Supply requirements defined for the host side of the Host Card Edge Connector are listed in Table 13. For power classes 4 and above the module differential loading of input voltage pads must not result in exceeding contact current limits. Each connector Vcc contact is rated for a steady state current of 1500 mA.

Note 3: Reserved and no Connect pads recommended to be terminated with 10 k Ω to ground on the host. Pad 65 (No Connect) shall be left unconnected within the module.

Note 4: Plug Sequence specifies the mating sequence of the host connector and module. The sequence is 1A, 2A, 3A, 1B, 2B, 3B. (see Figure 2 for pad locations) Contact sequence A will make, then break contact with additional QSFP-DD pads. Sequence 1A and 1B will then occur simultaneously, followed by 2A and 2B, followed by 3A and 3B.

Note 5: Full definitions of the P/VSx signals currently under development. On new designs not used P/VSx signals are recommended to be terminated on the host with 10 $k\Omega$.

Note 6: ePPS/Clock if not used recommended to be terminated with 50 Ω to ground on the host.

4.2 Low Speed Electrical Hardware Signals

In addition to the TWI serial interface the module has the following low speed signals for control and status:

- ModSelL
- ResetL

- LPMode/TxDis
- ModPrsL
- IntL/RxLOSL
- P/VS1, P/VS2, P/VS3, and P/VS4.
- ePPS/Clock

4.2.1 ModSelL

The ModSelL is an input signal that shall be pulled to Vcc in the QSFP-DD/QSFP-DD800 modules (see Table 7). When held low by the host, the module responds to TWI serial communication commands. The ModSelL allows the use of multiple QSFP-DD/QSFP-DD800 modules on a single TWI interface bus. When ModSelL is "High", the module shall not respond to or acknowledge any TWI interface communication from the host.

In order to avoid conflicts, the host system shall not attempt TWI interface communications within the ModSelL de-assert time after any QSFP-DD/QSFP-DD800 modules are deselected. Similarly, the host must wait at least for the period of the ModSelL assert time before communicating with the newly selected module. The assertion and de-asserting periods of different modules may overlap as long as the above timing requirements are met.

4.2.2 ResetL

The ResetL signal shall be pulled to Vcc in the module (see Table 7). A low level on the ResetL signal for longer than the minimum pulse length (t_Reset_init) (See Table 9) initiates a complete module reset, returning all user module settings to their default state.

4.2.3 LPMode/TxDis

LPMode/TxDis is a dual-mode input signal from the host operating with active high logic. It shall be pulled towards Vcc in the module. At power-up or after ResetL is deasserted LPMode/TxDis behaves as LPMode. If supported, LPMode/TxDis can be configured as TxDis using the TWI interface except during the execution of a reset. Timing requirements for LPMode/TxDis mode changes are found in, see Table 9. LPMode is used in the control of the module power mode, see CMIS [5] Chapter 6.3.1.3.

When LPMode/TxDis is configured as LPMode, the module behaves as though TxDis=0. By using the LPMode signal and a combination of the Power_override, Power_set and High_Power_Class_Enable software control bits the host controls how much power a module can consume. When LPMode/TxDis is configured as TxDis, the module behaves as though LPMode=0. In this mode LPMode/TxDis when set to 1 or 0 disables or enables all optical transmitters within the times specified in Table 9.

Changing LPMode/TxDis mode from LPMode to TxDis when the LPMode/TxDis state is high disables all optical transmitters. If the module was in low power mode, then the module transitions out of low power mode at the same time. If the module is already in high power state (Power Override control bits) with transmitters already enabled, the module shall disable all optical transmitters. Changing the LPMode/TxDis mode from LPMode to TxDis when the LPMode/TxDis state is low, simply changes the behavior of the mode of LPMode/TxDis. The behavior of the module depends on the Power Override control bits.

Note that the "soft" functions of TxDis, LPMode, IntL and RxLOSL allow the host to poll or set these values over the TWI interface as an alternative to monitoring/setting signal values. Asserting either the "hardware" or "soft bit" (or both) for TxDis or LPMode results in that function being asserted.

1 Editor's Note: registers to support optional TxDis will be added in future revisions of CMIS.

4.2.4 ModPrsL

ModPrsL shall be pulled up to Vcc Host on the host board and pulled low in the module (see Table 7). The ModPrsL is asserted "Low" when the module is inserted. The ModPrsL is deasserted "High" when the module is physically absent from the host connector due to the pull-up resistor on the host board.

4.2.5 IntL/RxLOSL

IntL/RxLOSL is a dual-mode active-low, open-collector output signal from the module. It shall be pulled up towards Vcc on the host board (see Table 7). At power-up or after ResetL is released to high, IntL/RxLOSL is configured as IntL. When the IntL signal is asserted Low it indicates a change in module state, a possible module operational fault or a status critical to the host system. The host identifies the source of the interrupt using the TWI serial interface. The IntL signal is deasserted "High" after all set interrupt flags are read. If dual mode operation supported, IntL/RxLOSL can be optionally programmed as RxLOSL using the TWI interface except during the execution of a reset. If the module has no interrupt flags asserted (IntL/RxLOSL is high), there should be no change in IntL/RxLOSL states after the mode change.

If IntL/RxLOSL is configured as RxLOSL, a low indicates that there is a loss of received optical power on at least one lane. "high" indicates that there is no loss of received optical power. Timing requirements for IntL/RxLOSL including fast RxLOS mode are found in Table 9. The actual condition of loss of optical receive power is specified by other governing documents, as the alarm threshold level is application specific. The module shall pull RxLOSL to low if any lane in a multiple lane module or cable has a LOS condition and shall release RxLOSL to high only if no lane has a LOS condition.

Editor's note: registers to support optional RxLOSL will be added in future revisions of CMIS.

4.2.6 Programmable/Vendor Specific (Optional)

QSFP-DD MSA provides 2 input programmable/vendor specific pads (P/VS1, P/VS4) and 2 output programable/vendor specific pads (P/VS2, P/VS3). Programmable use case also includes vendor proprietary applications. P/VSx I/O are disabled by default.

Editor's Note - Logic definitions and programmable use cases for P/VSx input/output pads expect to be defined by QSFP-DD HW MSA and CMIS.

4.2.7 ePPS/Clock PTP Reference Clock (Optional)

Host ePPS/Clock The ePPS/Clock input is a programable timing and clock input, that can support unmodulated 1PPS (1 pulse per second), modulated (1PPS), and reference clock. The ePPS/clock is a LVCMOS compatible signal with series termination (TBD) on the host board and a parallel termination of at least 4.7 k Ω in the module. To improve signal integrity for faster clocks (i.e., 156.25 MHz) the parallel termination can be reduced to as low as 470 Ω and optionally AC coupled.

 For high-performance Precision Time Protocol (PTP) applications, the ePPS (Enhanced Pulse Per Second) reference either with 1PPS modulated or unmodulated may be provided from the host to the module for time synchronization, see Table 2 for advertise capability. This can be used for either offline delay characterization or real-time delay compensation within the module. The ePPS is used to synchronize tightly the Host Time-of-Day counter to the module internal Time-of-Day Counter.

The ePPS/Clock module input optionally can be configured to provide reference clock to the CDR/DSP, see Table 2 for advertise capability.

Table 2- ePPS/Clock Advertising Capabilities

CMIS Byte	Bit	Mode Supported
Location (TBD)		
XXXXXX	00	ePPS/Clock not supported
XXXXXX	01	ePPS/Clock module supports either 1PPS mode, modulated 1PPS, or
		clock input for encoding see Table 3
XXXXXX	10	ePPS/Clock supported TOD (Time of Day)
XXXXXX	11	ePPS/Clock - Reserved

Table 3- ePPS or Clock Modes

	,	
CMIS Byte	Bit	Mode Supported
Location (TBD)		
XXXXXX	00	RF clock for frequency see table y
XXXXXX	01	1PPS send as unmodulated pulse duration TBD
XXXXXX	10	1PPS send as 75%/25% duty cycle on RF modulated clock, for clock
		frequency see Table 4
XXXXXX	11	ePPS/Clock - Reserved

Table 4- ePPS or Clock Frequency

CMIS Byte	Bit	Mode Supported
Location (TBD)		
XXXX	0000	10 MHz
XXXX	0001	12.5 MHz
XXXX	0010	20 MHz
XXXX	0011	24.576 MHz
XXXX	0100	25 MHz
XXXX	0101	156.25 MHz
XXXX	0110-1101	Reserved
XXXX	1110-1111	Custom

Editor's Note: registers to support optional ePPS/Clock will be added in future revisions of CMIS.

Table 5- Module ePPS/Clock Status Reporting (Required if module supports ePPS/Clock)

CMIS Byte	Bit	Mode Supported
Location (TBD)		
XXXXXX	00	ePPS/Clock signals not detected
XXXXXX	01	1PPS unmodulated signal detected
XXXXXX	10	1PPS modulated signal detected
XXXXXX	11	Clock signal detected

CMIS Byte	Bit	Mode Supported
Location (TBD)		
XXXX	0000	10 MHz (ePPS RF)
XXXX	0001	12.5 MHz (ePPS RF)
XXXX	0010	20 MHz (ePPS RF)
XXXX	0011	24.576 MHz (ePPS RF)
XXXX	0100	25 MHz (ePPS RF)
XXXX	0101	156.25 MHz (Clock)
XXXX	0110-1101	Reserved
XXXX	1110-1111	Custom

4.3 Examples of QSFP-DD/QSFP-DD800 Host Board Schematic

Figure 3, Figure 4 and Figure 5 show examples of QSFP-DD/QSFP-DD800 host PCB schematics with connections to CDR and control ICs. An 8-wide electrical/optical interface is shown. Note alternate electrical/optical interfaces are supported using optical multiplexing (WDM) or electrical multiplexing.

11 12

9

10

13

© QSFP-DD MSA




Figure 3: Example QSFP-DD/QSFP-DD800 host board schematic for Optical Modules

Figure 4: Example QSFP-DD/QSFP-DD800 host board schematic for Active Copper Cables Module




Figure 5: Example QSFP-DD/QSFP-DD800 host board schematic of Passive Copper Cables Module

4.4 Low Speed Electrical Specification

TWI bus composed of the initiator and the target devices, the initiator controls the bus and the target device respond to the initiator requests.

4.4.1 TWI Logic Levels and Bus Loading

Low speed signaling other than the SCL and SDA interface is based on Low Voltage (LVTTL/LVCMOS) operating at Vcc. This specification is very similar to SFF-8679 [32] for operation up 400 kHz but this specification also supports 1 MHz operation. Vcc refers to the generic supply voltages of VccTx, VccRx, Vcc host or Vcc1. Hosts shall use a pull-up resistor connected to Vcc host on each of the TWI interface SCL (clock), SDA (data), and all low speed status outputs (see Table 7). The SCL and SDA is a hot plug interface that may support a bus topology. During module insertion or removal, the module may implement a precharge circuit which prevents corrupting data transfers from other modules that are already using the bus.

Tradeoffs between pull-up resistor values, total bus capacitance and the estimated bus rise/fall times are shown Figure 6.

The QSFP-DD/QSFP-DD800/QSFP112 low speed electrical specifications are given in Table 7, where some of the parameters are more stringent than JEDEC JESD8C [20]. Implementations compliant to this specification ensures compatibility between TWI host bus initiator and the TWI target device.

Table 7- Low Speed Control and Sense Signals

Parameter	Symbol	Min	Max	Unit	Condition
SCL and SDA	VOL	0	0.4	V	IOL (max)=3 mA for fast mode,
					20 mA for Fast-mode plus
SCL and SDA	VIL	-0.3	Vcc*0.3	V	
	VIH	Vcc*0.7	Vcc+0.5	V	
Capacitance for SCL and	Ci		14	pF	
SDA I/O signal					
Total bus capacitive load for	Cb		100	pF	For 400 kHz clock rate use 3
SCL and SDA					$k\Omega$ pullup resistor, max. For
					1000 kHz clock rate refer to
					Figure 6.
			200	pF	For 400 kHz clock rate use 1.6
					$k\Omega$ pullup resistor, max. For
					1000 kHz clock rate refer to
					Figure 6.
LPMode/TxDis, ResetL,	VIL	-0.3	0.8	V	
ModSelL and ePPS/Clock	VIH	2	Vcc+0.3	V	
P/VS[1, 2, 3, 4]	VIL		TBD	V	
P/VS[1, 2, 3, 4]	VIH		TBD		
LPMode, ResetL and	lin		360	μΑ	0V <vin<vcc< td=""></vin<vcc<>
ModSelL					
ePPS/Clock	lin		6.5	mA	0V <vin<vcc< td=""></vin<vcc<>
P/VS[1, 2, 3, 4]	lin		TBD		
IntL/RxLOS	VOL	0	0.4	V	IOL=2.0 mA
	VOH	Vcc-0.5	Vcc+0.3	V	10 kΩ pull-up to Host Vcc
ModPrsL	VOL	0	0.4	V	IOL=2.0 mA
	VOH				ModPrsL can be implemented
					as a short-circuit to GND on
					the module




Figure 6: SDA/SCL options for pull-up resistor, bus capacitance and rise/fall times

4.5 Management Interface

A management interface, as already commonly used in other form factors like QSFP, SFP, and CDFP, is specified in order to enable flexible use of the module by the user. The QSFP-DD/QSFP-DD800 memory map are based on "Common Management Interface Specification (CMIS)" [5]. Some timing requirements are critical, especially for a multi-lanes device, so the interface speed may optionally be increased. Byte 00h on the Lower Page or Address 128 Page 00h is used to indicate the use of the QSFP-DD/QSFP-DD800 memory map rather than the QSFP memory map. When a QSFP+ module is inserted into a QSFP-DD/QSFP-DD800 port the host must determine which memory map to use (e.g., SFF-8636 [30] or CMIS [5]) based on the QSFP+ identifier at Byte 00h on the Lower Page or Address 128 Page 00h. Operation of QSFP+ in QSFP-DD/QSFP-DD800 host is outside the scope of this document.

In some applications, muxing or demuxing may occur in the module. In this specification, all references to lane numbers are based on the electrical connector interface lanes, unless otherwise indicated. In cases where a status or control aspect is applicable only to lanes after muxing or demuxing has occurred, the status or control is intended to apply to all lanes in the mux group, unless otherwise indicated.

Low speed signaling is based on Low Voltage CMOS (LVCMOS) operating at Vcc, [20]. Hosts shall use a pull-up resistor connected to Vcc_host on the TWI interface SCL (clock) and SDA (Data) signals. Detailed electrical specifications are given in 4.4. Timing specifications for management functionality involving electrical low speed signals are found are given in Table 9.

Nomenclature for all registers more than 1 bit long is MSB-LSB.

4.5.1 Management Interface Timing Specification

The timing parameters for the TWI interface (TWI) to the QSFP-DD/QSFP-DD800 module memory transaction timings are shown in Figure 7 and specified in Table 8 and is compatible with I2C [21]. The default clock rate is a maximum of 400 kHz with an option to support up to a maximum of 1 MHz. This clause closely follows the QSFP+ SFF-8636 [30] specification with the addition of Fast Mode+. This specification also defines tBUF timing, tWR timing, tNACK timing, tBPC timing.




Figure 7: TWI Timing Diagram

Table 8- Management Interface timing parameters

Table 8- Management Interface timing parameters								
TWI Modes		Fast Mode		Fast Mode+				
_	T	(400 kHz)			(1 MHz)			
Parameter	Symbol	Min	Max	Min	Max	Unit	Conditions	
Clock Frequency	fSCL	0	400	0	1000	kHz		
Clock Pulse Width Low	tLOW	1.3		0.50		μs		
Clock Pulse Width High	tHIGH	0.6		0.26		μs		
Time bus free before new	tBUF	20		20		μs	Between STOP and START and	
transmission can start							between ACK and ReStart	
START Hold Time	tHD.STA	0.6		0.26		μs	The delay required between SDA	
							becoming low and SCL starting to go low in a START	
START Setup Time	tSU.STA	0.6		0.26		μs	The delay required between SCL	
							becoming high and SDA starting to go low in a START	
Data In Hold Time	tHD.DAT	0		0		μs	9	
Data In Setup Time	tSU.DAT	0.1		0.1		μs		
Input Rise Time	tR		300		120	ns	From (VL,MAX=0.3*Vcc) to	
							(VIH,MIN=0.7*Vcc), see Figure 6	
Input Fall Time	tF		300		120	ns	From (VIH,MIN=0.7*Vcc) to	
							(VIL,MAX=0.3*Vcc), see Figure 6	
STOP Setup Time	tSU.STO	0.6		0.26		μs		
STOP Hold Time	tHD.STO	0.6		0.26		μs		
Aborted sequence – bus	Deselect		2		2	ms	Delay from a host de-asserting	
release	_Abort						ModSelL (at any point in a bus	
							sequence) to the QSFP-DD module	
MadCall Catus Time1	tSU.	2		2		ma	releasing SCL and SDA	
ModSelL Setup Time ¹	ModSelL	2		2		ms	ModSelL Setup Time is the setup time on the select line before the	
	ModSeil						start of a host initiated TWI serial	
							bus sequence.	
ModSelL Hold Time ¹	tHD.	2		2		ms	ModSelL Hold Time is the delay	
Wodesie Field Fillie	ModSelL	_		_		1110	from completion of a TWI serial bus	
							sequence to changes of module	
							select status.	
TWI Serial Interface Clock	T_clock_		500		500	μs	Time the QSFP-DD module may	
Holdoff "Clock Stretching"	hold					'	hold the SCL line low before	
							continuing with a read or write	
							operation.	
Complete Single or	tWR		80		80	ms	Time to complete a Single or	
Sequential Write to non-							Sequential Write to non-volatile	
volatile registers							registers.	
Accept a single or	tNACK		10		10	ms	Time to complete a Single or	
sequential write to volatile							Sequential Write to volatile	
memory				1			registers.	
Time to complete a	tBPC		10		10	ms	Time to complete a memory bank	
memory bank/page		50'	1	50'			and/or page change.	
Endurance (Write Cycles)		50k		50k	! !	cycles	Module Case Temperature = 70 °C	
INDIA ILI WILS MANAGAMANT	TODICTORS OF	n no ro	NOT TO A	OTORMIN	a altarn	210 1/100	Sourcet up and hold times Soc	

Note 1: CMIS management registers can be read to determine alternate ModSelL set up and hold times. See CMIS 8.4.5, Durations Advertising.

timings are defined in Table 10.

Time from power on¹, hot plug or rising edge

transition of the Start condition for the first

Minimum pulse time on the ResetL signal to

Time to change between IntL and RxLOSL

modes of the dual- mode signal IntL/RxLOSL.

Time to change between LPMode and TxDis

Time from occurrence of condition triggering

Time from clear on read² operation of

associated flag until Vout:IntL=Voh. This includes deassert times for Rx LOS, Tx Fault

Time from Rx LOS condition present to Rx

LOS bit set (value = 1b) and IntL asserted ³.

Time from Rx LOS state to Rx LOS bit set

CMIS. Time from optical signal above the LOS deassert threshold to when the module

Time from Tx Disable bit set to 1 until optical

Optional fast mode is advertised via CMIS.

Time from TxDis signal high to the optical

Time from Tx Disable bit cleared to 1 until

optical output rises above 90% of nominal ⁴.

Time from Tx Fault state to Tx Fault bit set

Optional fast mode is advertised via the

releases the RxLOSL signal to high.

output falls below 10% of nominal.

output reaching the disabled level.

(value=1b) and IntL asserted.

(value = 1b) and IntL asserted ³.

of reset until until the high to low SDA

acknowledged TWI transaction.

initiate a module reset.

modes of LPMode/TxDis.

IntL until Vout:IntL=Vol.

and other flag bits.

1

2

10

12

9 11

13 14

Parameter

MgmtInitDuration

ResetL Assert Time

Int/RxLOS Mode

Change

LPMode/TxDis mode change time IntL Assert Time

Rx LOS Assert Time (optional fast mode)

Time

IntL Deassert Time RxLOS Assert Time

RxLOS Deassert Time (optional fast mode)

TX Disable Assert Time (optional fast mode)

TX Disable Deassert Time Tx Fault Assert Time

TX Disable Assert

© QSFP-DD MSA

Page 31

The TWI serial interface address of the QSFP-DD module is 1010000X (A0h). In order to allow access to

multiple QSFP-DD/QSFP-DD800 modules on the same TWI serial bus, the QSFP-DD/QSFP-DD800 includes

the host to select the module of interest and allow communication over the TWI serial interface. The module

Before initiating a TWI serial bus communication, the host shall provide setup time on the ModSelL line of all

modules on the TWI bus. The host shall not change the ModSelL line of any module until the TWI serial bus

Timing for QSFP-DD/QSFP-DD800 soft control status functions are described in Table 9. Squelch and disable

Table 9- Timing for QSFP-DD soft control and status functions

Unit

ms

นร

ms

ms

ms

μs

ms

ms

ms

ms

ms

ms

ms

Conditions

Max

2000

100

100

200

500

100

1

3

100

400

200

3

Min

10

must not respond to or accept TWI serial bus instructions unless it is selected.

communication is complete and the hold time requirement is satisfied.

4.5.2 Timing for soft control and status functions

Symbol

Duration

t reset init

ton IntL

toff_IntL

ton los

ton losf

toff f LOS

ton_TxDis

ton f TxDis

toff_TxDis

ton_Txfault

t IntL/RxLOSL

t_LPMode/TxDis

Max MgmtInit

a module select pad, ModSelL. This input (which is pulled high, deselected in the module) must be held low by

March 11, 2021

Flag Assert Time	ton_flag	2	200	ms	Time from occurrence of condition triggering flag to associated flag bit set (value=1b) and IntL asserted.
Mask Assert Time	ton_mask	1	00	ms	Time from mask bit set (value=1b) ⁵ until associated IntL assertion is inhibited.
Mask Deassert Time	toff_mask	1	00	ms	Time from mask bit cleared (value=0b) 5 until associated IntL operation resumes
Data Path Tx Turn On Max Duration ⁶	DataPathTxTurnOn_MaxDuration				see CMIS memory P01h: B168
Data Path Tx Turn Off Max Duration ⁶	DataPathTxTurnOff_MaxDuration				see CMIS memory P01h: B168
Data Path Deinit Max Duration ⁶	DataPathDeinit_MaxDuration				see CMIS memory P01h: B144
Data Path Init Max Duration ⁶	DataPathInit_MaxDuration				see CMIS memory P01h: B144
Module Pwr Up Max Duration ⁷	ModulePwrUp_MaxDuration				see CMIS memory P01h: B167
Module Pwr Dn Max Duration ⁷	ModulePwrDn_MaxDuration			see CMIS memory P01h: B167	

Notes: 1. Power on is defined as the instant when supply voltages reach and remain at or above the minimum level specified in Table 13.

- 2. Measured from low to high SDA edge of the Stop condition of the read transaction.
- 3. Rx LOS condition is defined at the optical input by the relevant standard.
- 4. Tx Squelch Deassert time is longer than SFF-8679 [32].
- 5. Measured from low to high SDA edge of the Stop condition of the write transaction.
- 6. Measured from the low to high SDA edge of the Stop condition of the Write transaction until the IntL for the state change Vout:IntL=Vol, unless the module advertises a less than 1 ms duration in which case there is no defined measurement.
- 7. Measured from the low to high SDA edge of the Stop condition of the Write transaction until the IntL for the state change Vout:IntL=Vol.

Table 10- I/O Timing for Squelch & Disable

Parameter	Symbol	Max	Unit	Conditions
Rx Squelch Assert Time	ton_Rxsq	15	ms	Time from loss of Rx input signal until the squelched output
				condition is reached, see 4.6.1.
Tx Squelch Assert Time	ton_Txsq	400	ms	Time from loss of Tx input signal until the squelched output
				condition is reached, see 4.6.2.
Tx Squelch Deassert	toff_Txsq	1.5	s	Tx squelch deassert is system and implementation
Time				dependent, see also 4.6.2.
Tx Disable Assert Time	ton_txdis	100	ms	Time from the stop condition of the Tx Disable write
				sequence ¹ until optical output falls below 10% of nominal.
Tx Disable Assert Time	ton_txdisf	3	ms	Time from Tx Disable bit set (value = 1b) ¹ until optical
(optional fast mode)				output falls below 10% of nominal, see notes 2 and 3.
Tx Disable Deassert Time	toff_txdis	400	ms	Time from Tx Disable bit cleared (value = 0b) ¹ until optical
				output rises above 90% of nominal, see notes 2, and 3.
Tx Disable Deassert Time	toff_txdisf	10	ms	Time from Tx Disable bit cleared (value = 0b) ¹ until optical
(optional fast mode)				output rises above 90% of nominal, see notes 2 and 3.
Rx Output Disable Assert	ton_rxdis	100	ms	Time from Rx Output Disable bit set (value = 1b) ¹ until Rx
Time				output falls below 10% of nominal
Rx Output Disable	toff_rxdis	100	ms	Time from Rx Output Disable bit cleared (value = 0b)1 until
Deassert Time				Rx output rises above 90% of nominal.
Squelch Disable Assert	ton_sqdis	100	ms	This applies to Rx and Tx Squelch and is the time from bit
Time				set (value = 0b) ¹ until squelch functionality is disabled.
Squelch Disable Deassert	toff_sqdis	100	ms	This applies to Rx and Tx Squelch and is the time from bit
Time				cleared (value = 0b) ¹ until squelch functionality is enabled.

Notes:

- 1. Measured from LOW to HIGH SDA signal transition of the STOP condition of the write transaction.
- 2. CMIS 4.0 and beyond the listed values are superseded by the advertised DataPathTxTurnOff_MaxDuration and DataPathTxTurnOn_MaxDuration times in P01h.168.
- 3. Listed values place a limit on the DataPathTxTurnOff_MaxDuration and DataPathTxTurnOn_MaxDuration times (P01h.168) that can be advertised by such modules (for CMIS 4.0 and beyond).

4.6 High Speed Electrical Specification

For detailed QSFP-DD electrical specifications for operation up to 29 GBd see e.g., IEEE Std 802.3-2018 Annex 86A, Annex 83E, Annex 120C, or Annex 120E [15]; Fibre Channel FC-PI-6 [1], FC-PI-7 [2]; OIF CEI 4.0 [22]; InfiniBand FDR, EDR, and HDR specifications [19]. For detailed QSFP-DD-800 electrical specifications for operation up to 58 GBd see e.g., IEEE P802.3ck Annex 120G [17]; Fibre Channel FC-PI-8 [3]; OIF CEI-112G-VSR [22]; InfiniBand NDR specifications [19].

Partial or complete squelch specifications may be provided in the appropriate specification. Where squelch is not fully defined by the appropriate specification, the recommendations of the following subsections 4.6.1 and 4.6.2 may be used.

4.6.1 Rx(n)(p/n)

Rx(n)(p/n) are QSFP-DD/QSFP-DD800 module receiver data outputs. Rx(n)(p/n) are AC-coupled 100 Ohm differential lines that should be terminated with 100 Ohm differentially at the Host ASIC(SerDes). The AC coupling is inside the QSFP-DD/QSFP-DD800/QSFP112 modules and not required on the Host board. When properly terminated, the differential voltage swing shall be less than or equal to 900 mVpp or as defined by the relevant standard, or whichever is less.

Output squelch for loss of optical input signal, hereafter Rx Squelch, is required and shall function as follows. In the event of the Rx input signal on any optical port becoming equal to or less than the level required to assert LOS, then the receiver output(s) associated with that Rx port shall be squelched. A single Rx optical port can be associated with more than one Rx output as shown in Table 24. In the squelched state output impedance levels are maintained while the differential voltage amplitude shall be less than 50 mVpp.

In normal operation the default case has Rx Squelch active. Rx Squelch can be deactivated using Rx Squelch Disable through the TWI serial interface. Rx Squelch Disable is an optional function.

4.6.2 Tx(n)(p/n)

 Tx(n)(p/n) are QSFP-DD module transmitter data inputs. They are AC-coupled 100 Ω differential lines with 100 Ohm differential terminations inside the QSFP-DD/QSFP-DD800/QSFP112 optical module. The AC coupling is implemented inside the QSFP-DD optical module and not required on the Host board.

Output squelch for loss of electrical signal, hereafter Tx Squelch, is an optional function. Where implemented it shall function as follows. In the event of the differential, peak-to-peak electrical signal amplitude on any electrical input lane becoming less than the TX Squelch Levels specified in Table 11 when terminated in to 100 Ω differential, then the transmitter optical output associated with that electrical input lane shall be squelched and the associated TxLOS flag set. If multiple electrical input lanes are associated with the same optical output lane, the loss of any of the incoming electrical input lanes causes the optical output lane to be squelched.

Table 11-TX Squelch Levels

Data Rate	Levels	Unit
OIF 28G-VSR/IEEE CL83E	70	mV ¹
OIF 56G-VSR/IEEE CL120E	70	mV ¹
OIF 112G-VSR/IEEE CL120G	50	mV ¹
Differential peak-peak.		

For applications, e.g., Ethernet, where the transmitter off condition is defined in terms of average power, squelching by disabling the transmitter is recommended and for applications, e.g., InfiniBand, where the transmitter off condition is defined in terms of OMA, squelching the transmitter by setting the OMA to a low level is recommended.

 In module operation, where Tx Squelch is implemented, the default case has Tx Squelch active. Tx Squelch can be deactivated using Tx Squelch Disable through the TWI serial interface. Tx Squelch and Tx Squelch Disable are optional functions.

4.7 Power Requirements

The power supply has six designated pads, VccTx, VccTx1, Vcc1, Vcc2, VccRx, VccRx1 in the connector. VccRx, VccRx1, Vcc1, Vcc2, VccTx and VccTx1 may be internally connected within the module in any combination at the discretion of the module vendor. Power is applied concurrently to these pads.

A host board together with the QSFP-DD/QSFP-DD800 module(s) forms an integrated power system. The host supplies stable power to the module. The module limits electrical noise coupled back into the host system and limits inrush charge/current during hot plug insertion or module state transitions.

All power supply requirements in Table 13 shall be met at the maximum power supply current. No power sequencing of the power supply is required of the host system since the module sequences the contacts in the order of ground, supply and signals during insertion.

4.7.1 Power Classes and Maximum Power Consumption

There are two power modes: Low Power Mode and High Power Mode, and eight power classes, Class 1 - Class 8. Module power classes are defined in Table 12 and module power specifications are provided in Table 13.

Since a wide range of module power classes exist, to avoid exceeding the system power supply limits and cooling capacity when a module is inserted into a system designed to accommodate only low power consumption modules, it is recommended that host systems designed to accommodate only low power consumption modules also implement the state machine defined in the CMIS [5] and identify the power class of the module before allowing the module to go into High Power Mode, where power class 8 requires reading CMIS (Page00, Byte 201) to determine actual power consumption. This is to avoid exceeding the host system power supply limits and cooling capacity when a module exceeding the power class supported by the system is inserted.

Table	12-	Power	Classo	
12016	3 I /=	POWER	1.13664	

Power Class	Max Power (W)	CMIS Register
1	1.5	Direct readout of Page 00h Byte 200[000xxxxxx]
2	3.5	Direct readout of Page 00h Byte 200[001xxxxx]
3	7.0	Direct readout of Page 00h Byte 200[010xxxxx]
4	8.0	Direct readout of Page 00h Byte 200[011xxxxx]
5	10	Direct readout of Page 00h Byte 200[100xxxxx]
6	12	Direct readout of Page 00h Byte 200[101xxxxx]
7	14	Direct readout of Page 00h Byte 200[110xxxxx]
8 ¹	>14	Direct readout of Page 00h Byte 200[111xxxxx]

Note: 1. When a module reports power class 8 the host must read CMIS Page 00h Byte 201 to determine module power dissipation. Please see CMIS Byte 201 register definition for more information.

In general, the higher power classification levels are associated with higher data rates and longer reaches. The system designer is responsible for ensuring that the maximum case temperature does not exceed the case temperature requirements.

4.7.2 Host Board Power Supply Filtering

The specification of the host power supply filtering network is beyond the scope of this specification, particularly because of the wide range of module Power Classes. During power transient events, the host should ensure that any neighboring modules sharing the same supply stay within their specified supply voltage limits. The host should also ensure that the intrinsic noise of the power rail is filtered in order to guarantee the correct operation of the optical modules. An example reference power supply filter is shown in Figure 8.




Figure 8: Reference Power Supply Filter for Module Testing

Any voltage drop across a filter network on the host is counted against the host DC set point accuracy specification. System designers should choose components with appropriate DCR and ESR, to minimize the voltage drop and the amount of noise coupled to the module. Hosts supporting higher power classes modules may require additional design considerations, in order to minimize the voltage drop and the amount of noise coupled to the module.

The specifications for the power supply are shown in Table 13. The limits in Table 13 apply to the combined current that flows through all inductors in the power supply filter (represents host lcc current in Figure 8). Inrush current shall be measured with the appropriate equipment, such as current probes or shunt resistors. The test equipment shall provide enough bandwidth, vertical resolution, SNR and memory depth, in order to capture properly all the power events.

4.7.3 Module Power Supply Specification

In order to avoid exceeding the host system power capacity, if the host pulls LPMode high, upon hot-plug, power cycle or reset, QSFP-DD/QSFP-DD800 modules shall power up in Low Power Mode. If the host does not pull LPMode high the module will proceed to High Power Mode without host intervention. Figure 9 shows waveforms for maximum instantaneous, sustained and steady state currents for Low Power and High Power modes. Specification values for maximum instantaneous, sustained and steady state currents at each power classes are given in Table 13.

The module shall not be affected by the instantaneous variations of the power supply caused by its own current drawing profile during all power transient events. The module shall support instantaneous power supply Vcc variations with a slew rate up to 175 mV / ms. No traffic hits or TWI errors shall be observed during Vcc variations.

Table 13- Power supply specifications, instantaneous, sustained, and steady state current limits

Table 13- Power supply specifications, instantaneou	s, sustaine	u, and Ste		ne current	111111115
Parameter	Symbol	Min	Nom	Max	Unit
Power supply voltages VccTx, VccTx1, VccRx, VccRx1, Vcc1	_	3.135	3.3	3.465	V
& Vcc2 including ripple, droop and noise below 100 kHz ¹	T			50	
Module inrush - instantaneous peak duration ²	T_ip			50	μs
Module inrush - initialization time ²	T_init			500	ms
Low Power Mode for all modules ar		ss 1 module)	1	
Power Consumption Class	P_0			1.5	W
Instantaneous peak current at hot plug	lcc_ip_lp	-	-	600	mΑ
Sustained peak current at hot plug	lcc_sp_lp	-	-	495	mΑ
Steady state current	lcc_lp	S	See Note	3	mΑ
High Power Mode Power	Class 2 modu	ıle			
Power Consumption Class	P_2			3.5	W
Instantaneous peak current	lcc_ip_2	-	-	1400	mΑ
Sustained peak current	lcc_sp_2	-	-	1155	mA
Steady state current	lcc_2	S	see Note	3	mA
High Power Mode Power	Class 3 modu	ile			
Power Consumption Class	P 3			7	W
Instantaneous peak current	Icc_ip_3	-	-	2800	mA
Sustained peak current	lcc_sp_3	-	-	2310	mA
Steady state current	Icc 3	S	ee Note		mA
High Power Mode Power					
Power Consumption Class	P 4			8	W
Instantaneous peak current	lcc_ip_4	_	_	3200	mA
Sustained peak current	lcc_sp_4	_	_	2640	mA
Steady state current	Icc 4		See Note		mA
High Power Mode Power			700 14010	<u> </u>	1117 (
Power Consumption Class	P 5			10	W
Instantaneous peak current	Icc_ip_5	_	_	4000	mA
Sustained peak current	lcc_sp_5	_		3300	mA
Steady state current	lcc_sp_5		ee Note		mA
High Power Mode Power			bee Note	3	ША
Power Consumption Class	P 6			12	W
Instantaneous peak current	lcc_ip_6	-	-	4800	mA
Sustained peak current	lcc_sp_6	-	- Note	3960	mA
Steady state current	Icc_6		See Note	3	mA
High Power Mode Power		lie .	1	44	107
Power Consumption Class	P_7		1	14	W
Instantaneous peak current	lcc_ip_7	-	-	5600	mA
Sustained peak current	lcc_sp_7	-	-	4620	mA
Steady state current	lcc_7		ee Note	3	mA
High Power Mode Power		lle	1		100
Power Consumption Class	P_8 ⁴			>14	W
Instantaneous peak current	Icc_ip_8	-	-	P_8/2.5	Α
Sustained peak current	lcc_sp_8	-	-	P_8/3.03	Α
Steady state current	Icc_8	-	-	9	Α

Notes: 1. Measured at VccTx, VccTx1, VccRx, VccRx1, Vcc1 and Vcc2.

^{2:} T_ip and T_init are test conditions for measuring inrush current and not characteristics of the module

^{3:} The module must stay within its declared power class.

^{4:} P_8 is the module power dissipation reported by CMIS Byte 201.




Figure 9: Instantaneous and sustained peak currents for Icc Host (see Table 13)

4.7.4 Host Board Power Supply Noise Output

The host noise output on Vcc1/Vcc2, VccTx/VccTx1, and VccRx/VccRx1 supplies are defined with resistive loads that draws the maximum rated power supported by the host power class, see Figure 10. The resistive loads are connected in place of the module between Vcc1/Vcc2, VccTx/VccTx1, and VccRx/VccRx1 and the Vee. When the noise is measured on the three voltage rails Vcc1/Vcc2, VccTx/VccTx1, and VccRx/VccRx1, the noise is measured independently on each rail, and the two voltage rails not being tested are left open circuit. Host power supply limits are given in Table 12. The noise power spectrum is measured for each of the 3 rails then integrated from 40 Hz to 10 MHz and converted to a voltage, eN_Host, with limit specified in Table 14.




Figure 10: Host Noise Output Measuremnt

4.7.5 Module Power Supply Noise Output

The QSFP-DD/QSFP-DD800 modules, when plugged into a reference module compliance board shall generate noise less than the value in Table 14. The module must pass module power supply noise output test in all operating modes. This test ensures the module will not couple excessive noise from in- side the module back onto the host board. A power meter technique, or a spectrum analyzer technique with integration of the spectrum, may be used.

The RMS module noise voltage output is defined in the frequency band from 40 Hz to 10 MHz. Module noise output shall be measured with an appropriate probing technique at point X, see Figure 11 and must meet limits given in Table 14. The module must pass module power supply noise output test in all operating modes. This test ensures the module will not couple excessive noise from inside the module back onto the host board.




Figure 11: Module Noise Output Measuremnt

4.7.6 Module Power Supply Noise Tolerance

The QSFP-DD/QSFP-DD800 modules shall meet all requirements and operate within the design specifications in the presence of a reference noise waveform described in Table 14 superimposed on the DC voltage. The reference noise waveform consists of a sinusoidal 40 Hz to 10 MHz noise generated by Osc1 and added to Vcc PSU, see Figure 12. This emulates the worst-case noise that the module must tolerate and operate within the design specifications. The reference noise is generated by Osc1 and amplified by the Power OpAmp then added to Vcc PSU through a Bias-T, see Figure 12. Example of suitable Power OpAmp are Analog Devices ADA4870 and TI THS3491. With power supply filter components removed, point X measures the noise voltage applied to the module. To facilitate power supply tolerance testing at frequencies < ~100 kHz due to Power OpAmp interaction with PSU and low frequency response of the Bias-T, it is recommended to use noise source Osc2 modulating PSU sense line to generate sinusoidal noise directly on the PSU output, see Figure 13. Osc2 amplitude level is adjusted while observing point X amplitude level as defined in Table 14 for module in low power and high-power modes. To modulate the PSU sense lines, the PSU must have high speed sense tracking. An example of PSU with high-speed sense tracking are TI TPSM5D1806 and Keysight N6700 with N6781/N6782 plugins.

For modules without or limited input stage power filtering one may measure the applied noise to the module by measuring point X directly while the module is active and either in low or high-power modes. But to take credit for any input stage power filtering in the module, the DUT module is replaced with a resistive load drawing equivalent current of a module configured in low power mode, the DUT module is then replaced with a resistive load drawing equivalent current of a module configured in high power mode. Osc1 and Osc2 are adjusted to produce maximum PSNR level as defined in Table 14 at point X with resistive loads drawing the same power as the module in low and high-power modes. The resistive loads are then replaced with the DUT module with the same Osc1/Osc2 amplitude settings that produced the max PSNR with the resistive loads.

Notes: An appropriate probing technique is required for noise measurement at point X. For modules with limited or no decoupling directly connected to host PSU, the PSNR can be directly measured at point X with module plugged into the host for module operating in low power and high power modes. Osc1 or Osc2 are adjusted to provide maximum PSNR at point X for a given module in low power and full power modes.

Table 14- Power Supply Output Noise and Tolerance Specifications

Parameter	Symbol	Min	Nom	Max	Unit
Host RMS noise output 40 Hz-10 MHz (eN_Host) ^{1, 3}				25	mV
Module RMS noise output 40 Hz - 10 MHz ^{2, 3}				30	mV
Module sinusoidal power supply noise tolerance 40 Hz -	PSNR _{mod}			66	mV
10 MHz (p-p) ^{2, 3}					

- 1. Host must be tested for all supported power classes
- 2. Module must be test at low and high power modes
- 3. Recommended test frequencies:

40. 50. 60. 70. 80. 90 Hz

100, 200, 300, 400, 500, 600, 700, 800, 900 Hz

1, 2, 3, 4, 5, 6, 7, 8, 9 kHz

10, 20, 30, 40, 50, 60, 70, 80, 90 kHz

100, 200, 300, 400, 500, 600, 700, 800, 900 kHz

1, 2, 3, 4, 5, 6, 7, 8, 9, 10 MHz.




Figure 12: Module High Frequency Noise Tolerance




Figure 13: Module Low Frequency Noise Tolerance

1 **4.8 ESD**

- 2 Where ESD performance is not otherwise specified, e.g., in the Ethernet specification, the QSFP-DD/QSFP-
- 3 DD800 modules shall meet ESD requirements given in EN61000-4-2, criterion B test specification when
- 4 installed in a properly grounded cage and chassis. The units are subjected to 15 kV air discharges during
- 5 operation and 8 kV direct contact discharges to the case. All the QSFP-DD/QSFP-DD800 modules and host
 - pads including high speed signal pads shall withstand 1000 V electrostatic discharge based on Human Body
- 7 Model per JEDEC JS-001 [9][20] and IEC EN61000-4-2 [8].

4.9 Clocking Considerations

4.9.1 Data Path Description

- Within a module, host electrical and module media lanes are grouped together into a logical concept called a data path. A data path is intended to represent a group of lanes over which a block of data is distributed that
- will be powered up or down and initialized together. Some examples include a 100GAUI-4 to 100GBASE-SR4
- module implementation, where the data path would include four host electrical lanes and four module media
- lanes, or a 400GAUI-8 to 400GBASE-DR4 module implementation, where the data path would include eight
- host electrical lanes and four module media lanes.

16 17

18

19

20

6

8

9

10

11

12

13 14

15

4.9.2 TX Clocking Considerations

Within a given Tx data path the host is responsible for ensuring that all electrical lanes delivered to the module are frequency synchronous (sourced from the same clock domain). If a module supports multiple Tx data paths running concurrently, the different Tx data paths can either all be in a single clock domain or separate clock domains. The module advertises which of these two modes it supports via the management registers.

21 22 23

If the module supports multiple Tx data paths running concurrently in a single clock domain, the module shall ensure that active Tx data paths continue to operate undisturbed even as other Tx data paths (and their associated Tx input lanes) are enabled/disabled by the host.

25 26

27

28

29

30

24

4.9.3 Rx Clocking Considerations

Within a given Rx data path all lanes received on the module media interface are required to be frequency synchronous (sourced from the same clock domain). If a module supports multiple Rx data paths running concurrently, the module shall allow the different Rx data paths to be asynchronous from each other (sourced from separate clock domains).

31 32 33

5 QSFP112 Electrical Specification and Management Interface Timing

This Chapter contains signal definitions and requirements that are specific to the for QSFP112 hosts and modules. Hosts designed to the requirements of this chapter accept modules in the QSFP family as well as QSFP112 modules. Compliance points for electrical measurements are defined in the applicable industry standards.

5.1 QSFP112 Electrical Connector

The QSFP112 module edge connector consists of a single paddle card with 19 pads on the top and 19 pads on the bottom of the paddle card for a total of 38 pads. The QSFP112 pads are for 100 Gb/s operation but are compatible with the classic QSFP+/QSFP28 [32] modules with exception that the current rating for Vcc, VccRx, and VccTx contacts are increased to 1.5 A.

The pads are designed for a sequenced mating:

First mate "1" – ground pads Second mate "2" – power pads Third mate "3" – signal pads

Where color green identifies ground pads, color red identifies power pads, color orange identifies low speed signal/control pads, and color blue identifies high speed I/O pads.

The QSFP+/QSFP28/QSFP112 pads mates in following sequential order ground, power, and signals, see Table 15.

Figure 14 shows the signal symbols and pad numbering for the QSFP112 module edge connectors. The diagram shows the module PCB edge as a top and bottom view. There are 38 pads intended for high speed signals, low speed signals, power and ground connections.

Table 15 provides more information about each of the 38 pads.





Figure 88 shows QSFP112 module paddle card dimensions. The QSFP112 connector can be integrated into a 1x1 or 2x1 stacked configuration with 1 or 2 ports as illustrated by Figure 90 and Figure 94

For EMI protection the signals from the host connector should be shut off when the QSFP112 modules are not present. Standard board layout practices such as connections to Vcc and GND with vias, use of short and equal-length differential signal lines are recommended. The chassis ground (case common) of the QSFP112 modules should be isolated from the module's circuit ground, GND, to provide the equipment designer flexibility regarding connections between external electromagnetic interference shields and circuit ground, GND, of the module.






Figure 14: QSFP112 module pad assignment and layout

Table 15- QSFP112 Pad Function Definition

Pad	Logic	Symbol	Description	Plug Sequence ⁴	Notes
1		GND	Ground	1	1
2	CML-I	Tx2n	Transmitter Inverted Data Input	3	
3	CML-I	Tx2p	Transmitter Non-Inverted Data Input	3	
4	_	GND	Ground	1	1
5	CML-I	Tx4n	Transmitter Inverted Data Input	3	
6	CML-I	Tx4p	Transmitter Non-Inverted Data Input	3	
7		GND	Ground	1	1
8	LVTTL-I	ModSelL	Module Select	3	
9	LVTTL-I	ResetL	Module Reset	3	
10		VccRx	+3.3V Power Supply Receiver	2	2
11	LVCMOS-I/O	SCL	TWI serial interface clock	3	
12	LVCMOS-I/O	SDA	TWI serial interface data	3	
13		GND	Ground	1	1
14	CML-O	Rx3p	Receiver Non-Inverted Data Output	3	
15	CML-O	Rx3n	Receiver Inverted Data Output	3	
16		GND	Ground	1	1
17	CML-O	Rx1p	Receiver Non-Inverted Data Output	3	
18	CML-O	Rx1n	Receiver Inverted Data Output	3	
19		GND	Ground	1	1
20		GND	Ground	1	1
21	CML-O	Rx2n	Receiver Inverted Data Output	3	
22	CML-O	Rx2p	Receiver Non-Inverted Data Output	3	
23		GND	Ground	1	1
24	CML-O	Rx4n	Receiver Inverted Data Output	3	
25	CML-O	Rx4p	Receiver Non-Inverted Data Output	3	
26		GND	Ground	1	1
27	LVTTL-O	ModPrsL	Module Present	3	
28	LVTTL-O	IntL/ RxLOS	Interrupt/optional RxLOS	3	
29		VccTx	+3.3V Power supply transmitter	2	2
30		Vcc1	+3.3V Power supply	2	2
31	LVTTL-I	LPMode/	Low Power mode/optional TX Disable	3	
		TxDis			
32		GND	Ground	1	1
33	CML-I	Tx3p	Transmitter Non-Inverted Data Input	3	
34	CML-I	Tx3n	Transmitter Inverted Data Input	3	
35		GND	Ground	1	1
36	CML-I	Tx1p	Transmitter Non-Inverted Data Input	3	
37	CML-I	Tx1n	Transmitter Inverted Data Input	3	
38		GND	Ground	1	1

Note 1: QSFP112 uses common ground (GND) for all signals and supply (power). All are common within the QSFP-DD module and all module voltages are referenced to this potential unless otherwise noted. Connect these directly to the host board signal-common ground plane. Each connector Gnd contact is rated for a maximum current of 500 mA. Note 2: VccRx, Vcc1, and VccTx shall be applied concurrently. Supply requirements defined for the host side of the Host Card Edge Connector are listed in Table 13. For power classes 4 and above the module differential loading of input voltage pads must not result in exceeding contact current limits. Each connector Vcc contact is rated for a maximum current of 1500 mA.

Note 4: Plug Sequence specifies the mating sequence of the host connector and module. The sequence is 1, 2, and 3 see Figure 14 for pad locations.

5.2 QSFP112 Low Speed Electrical Hardware Signals

In addition to the TWI serial interface the module has the following low speed signals for control and status:

- ModSelL
- ResetL

- LPMode/TxDis
- ModPrsL
- IntL/RxLOSL

The QSFP112 low speed is similar and follows SFF-8679 [32] specifications.

5.2.1 ModSelL

The ModSelL is an input signal that shall be pulled to Vcc in the QSFP112 modules (see Table 16). When held low by the host, the module responds to TWI serial communication commands. The ModSelL allows the use of multiple QSFP112 modules on a single TWI interface bus. When ModSelL is "High", the module shall not respond to or acknowledge any TWI interface communication from the host.

In order to avoid conflicts, the host system shall not attempt TWI interface communications within the ModSelL de-assert time after any QSFP112modules are deselected. Similarly, the host must wait at least for the period of the ModSelL assert time before communicating with the newly selected module. The assertion and de-asserting periods of different modules may overlap as long as the above timing requirements are met.

5.2.2 ResetL

The ResetL signal shall be pulled to Vcc in the module (see Table 16). A low level on the ResetL signal for longer than the minimum pulse length (t_Reset_init) (See Table 18) initiates a complete module reset, returning all user module settings to their default state.

5.2.3 LPMode/TxDis

LPMode/TxDis is a dual-mode input signal from the host operating with active high logic. It shall be pulled towards Vcc in the module. At power-up or after ResetL is deasserted LPMode/TxDis behaves as LPMode. If supported, LPMode/TxDis can be configured as TxDis using the TWI interface except during the execution of a reset. Timing requirements for LPMode/TxDis mode changes are found in, see Table 18. LPMode is used in the control of the module power mode, see CMIS [5] Chapter 6.3.1.3.

When LPMode/TxDis is configured as LPMode, the module behaves as though TxDis=0. By using the LPMode signal and a combination of the Power_override, Power_set and High_Power_Class_Enable software control bits the host controls how much power a module can consume. When LPMode/TxDis is configured as TxDis, the module behaves as though LPMode=0. In this mode LPMode/TxDis when set to 1 or 0 disables or enables all optical transmitters within the times specified in Table 18.

Changing LPMode/TxDis mode from LPMode to TxDis when the LPMode/TxDis state is high disables all optical transmitters. If the module was in low power mode, then the module transitions out of low power mode at the same time. If the module is already in high power state (Power Override control bits) with transmitters already enabled, the module shall disable all optical transmitters. Changing the LPMode/TxDis mode from LPMode to TxDis when the LPMode/TxDis state is low, simply changes the behavior of the mode of LPMode/TxDis. The behavior of the module depends on the Power Override control bits.

Note that the "soft" functions of TxDis, LPMode, IntL and RxLOSL allow the host to poll or set these values over the TWI interface as an alternative to monitoring/setting signal values. Asserting either the "hardware" or "soft bit" (or both) for TxDis or LPMode results in that function being asserted.

1 Editor's Note: registers to support optional TxDis will be added in future revisions of CMIS.

5.2.4 ModPrsL

ModPrsL shall be pulled up to Vcc Host on the host board and pulled low in the module (see Table 16). The ModPrsL is asserted "Low" when the module is inserted. The ModPrsL is deasserted "High" when the module is physically absent from the host connector due to the pull-up resistor on the host board.

5.2.5 IntL/RxLOSL

IntL/RxLOSL is a dual-mode active-low, open-collector output signal from the module. It shall be pulled up towards Vcc on the host board (see Table 16). At power-up or after ResetL is released to high, IntL/RxLOSL is configured as IntL. When the IntL signal is asserted Low it indicates a change in module state, a possible module operational fault or a status critical to the host system. The host identifies the source of the interrupt using the TWI serial interface. The IntL signal is deasserted "High" after all set interrupt flags are read. If dual mode operation supported, IntL/RxLOSL can be optionally programmed as RxLOSL using the TWI interface except during the execution of a reset. If the module has no interrupt flags asserted (IntL/RxLOSL is high), there should be no change in IntL/RxLOSL states after the mode change.

 If IntL/RxLOSL is configured as RxLOSL, a low indicates that there is a loss of received optical power on at least one lane. "high" indicates that there is no loss of received optical power. Timing requirements for IntL/RxLOSL including fast RxLOS mode are found in Table 18. The actual condition of loss of optical receive power is specified by other governing documents, as the alarm threshold level is application specific. The module shall pull RxLOSL to low if any lane in a multiple lane module or cable has a LOS condition and shall release RxLOSL to high only if no lane has a LOS condition.

Editor's note registers to support optional RxLOSL will be added in future revisions of CMIS.

5.3 Examples of QSFP112 Host Board Schematic

Figure 15, Figure 16, and Figure 17 show examples of QSFP112 host PCB schematics with connections to CDR and control ICs. A 4-wide electrical/optical interface is shown. Note alternate electrical/optical interfaces are supported using optical multiplexing (WDM) or electrical multiplexing. The QSFP112 host board schematics are similar to SFF-8679 [32] but follows QSFP-DD/QSFP-DD800 schematics, with specifics pullup resistors listed on the schematics.




Figure 15: Example QSFP112 Host Board Schematic for Optical Modules




Figure 16: Example QSFP112 host board schematic for Active Copper Cable Module




Figure 17: Example QSFP112 Host Board Schematic for Passive Copper Cable Module

5.4 Low Speed Electrical Specification

2 TWI bus composed of the initiator and the target devices, the initiator controls the bus and the target device 3

respond to the initiator requests. This section follows QSFP-DD/QSFP-DD800 4.4 TWI logics levels and bus

loading. This specification follows SFF-8679 [32] but with following exceptions, supporting 1 MHz FastMode+

and different lin.

1

4

5

6

7

8

9

10 11

12 13 14

15 16 17

18

19

20

21

5.4.1 TWI Logic Levels and Bus Loading

Low speed signaling other than the SCL and SDA interface is based on Low Voltage (LVTTL/LVCMOS) operating at Vcc. Vcc refers to the generic supply voltages of VccTx, VccRx, Vcc host or Vcc1. Hosts shall use a pull-up resistor connected to Vcc host on each of the TWI interface SCL (clock), SDA (data), and all low speed status outputs (see Table 16). The SCL and SDA is a hot plug interface that may support a bus topology. During module insertion or removal, the module may implement a pre-charge circuit which prevents corrupting data transfers from other modules that are already using the bus.

Tradeoffs between pull-up resistor values, total bus capacitance and the estimated bus rise/fall times are shown Figure 18.

The QSFP112 low speed electrical specifications are given in Table 16, where some of the parameters are more stringent than JEDEC JESD8C [20]. Implementations compliant to this specification ensures compatibility between TWI host bus initiator and the TWI target device.

Table 16- Low Speed Control and Sense Signals

Table 10- Low Speed Control and Sense Signals										
Parameter	Symbol	Min	Max	Unit	Condition					
SCL and SDA	VOL	0	0.4	V	IOL (max)=3 mA for fast mode, 20 mA for Fast-mode plus					
SCL and SDA	VIL	-0.3	Vcc*0.3	V						
	VIH	Vcc*0.7	Vcc+0.5	V						
Capacitance for SCL and SDA I/O signal	Ci		14	pF						
Total bus capacitive load for SCL and SDA	Cb		100	pF	For 400 kHz clock rate use 3 kΩ pullup resistor, max. For 1000 kHz clock rate refer to Figure 6.					
			200	pF	For 400 kHz clock rate use 1.6 $k\Omega$ pullup resistor, max. For 1000 kHz clock rate refer to Figure 6.					
LPMode/TxDis, ResetL,	VIL	-0.3	0.8	V						
ModSelL	VIH	2	Vcc+0.3	V						
LPMode, ResetL and ModSelL	lin		360	μΑ	0V <vin<vcc< td=""></vin<vcc<>					
IntL/RxLOS	VOL	0	0.4	V	IOL=2.0 mA					
	VOH	Vcc-0.5	Vcc+0.3	V	10 kΩ pull-up to Host Vcc					
ModPrsL	VOL	0	0.4	V	IOL=2.0 mA					
	VOH				ModPrsL can be implemented as a short-circuit to GND on the module					

18 19

20

21 22

23

24

25

26

27 28

29 30




Figure 18: SDA/SCL options for pull-up resistor, bus capacitance and rise/fall times

5.5 **Management Interface**

A management interface, as already commonly used in other form factors like QSFP, SFP, and CDFP, is specified in order to enable flexible use of the module by the user. The QSFP-DD/QSFP-DD800, and QSFP112 modules memory map are based on "Common Management Interface Specification (CMIS)" (see www.QSFP-DD.com) [5]. Note: The CMIS management memory map structurally supports multiples of 8 lanes. In case of QSFP112 plugged into QSFP-DD/QSFP-DD800 or into QSFP112 socket, host lanes 5-8 are physically not connected and should be ignored. This is visible to a host by the fact that all of the QSFP112 advertised data paths for module Applications make use of host lanes 1-4 only.

Some timing requirements are critical, especially for a multi-lane device, so the interface speed may optionally be increased. Byte 00h on the Lower Page or Address 128 Page 00h is used to indicate the use of CMIS with 4 host lanes instead of 8 lanes. When a classic QSFP+/QSFP28 module is inserted into a QSFP112 port the host must determine which memory map to use (e.g., SFF-8636 [30] or CMIS [5]) based on the QSFP+ identifier at Byte 00h on the Lower Page or Address 128 Page 00h.

In some applications, muxing or demuxing may occur in the module. In this specification, all references to lane numbers are based on the electrical connector interface lanes, unless otherwise indicated. In cases where a status or control aspect is applicable only to lanes after muxing or demuxing has occurred, the status or control is intended to apply to all lanes in the mux group, unless otherwise indicated.

Low speed signaling is based on Low Voltage CMOS (LVCMOS) operating at Vcc, [20]. Hosts shall use a pullup resistor connected to Vcc_host on the TWI interface SCL (clock) and SDA (Data) signals. Detailed electrical specifications are given in 5.4. Timing specifications for management functionality involving electrical low speed signals are found are given in Table 18

Nomenclature for all registers more than 1 bit long is MSB-LSB.

5.5.1 Management Interface Timing Specification

The timing parameters for the TWI interface (TWI) to the QSFP112 module memory transaction timings are shown in Figure 19 and specified in Table 17 and is compatible with I2C [21]. The default clock rate is a maximum of 400 kHz with an option to support up to a maximum of 1 MHz. This clause closely follows the QSFP+ SFF-8636 [30] specification but with the addition of Fast Mode+. This specification also defines tBUF timing, tWR timing, tNACK timing, tBPC timing.




Figure 19: TWI Timing Diagram

1 Table 17- Management Interface timing parameters

Table 17- Management						ing para	meters
TWI Modes		Fast Mode		Fast Mode+			
		(400 k	1 1	(1 MH		11.4	0 199
Parameter	Symbol	Min	Max	Min	Max	Unit	Conditions
Clock Frequency	fSCL	0	400	0	1000	kHz	
Clock Pulse Width Low	tLOW	1.3		0.50		μs	
Clock Pulse Width High	tHIGH	0.6		0.26		μs	
Time bus free before new	tBUF	20		20		μs	Between STOP and START and
transmission can start							between ACK and ReStart
START Hold Time	tHD.STA	0.6		0.26		μs	The delay required between SDA
							becoming low and SCL starting to
							go low in a START
START Setup Time	tSU.STA	0.6		0.26		μs	The delay required between SCL
							becoming high and SDA starting to
							go low in a START
Data In Hold Time	tHD.DAT	0		0		μs	
Data In Setup Time	tSU.DAT	0.1	000	0.1	400	μs	5 () ((A4A) (O O*) () (
Input Rise Time	tR		300		120	ns	From (VL,MAX=0.3*Vcc) to
							(VIH,MIN=0.7*Vcc), see Figure 6
Input Fall Time	tF		300		120	ns	From (VIH,MIN=0.7*Vcc) to
							(VIL,MAX=0.3*Vcc), see Figure 6
STOP Setup Time	tSU.STO	0.6		0.26		μs	
STOP Hold Time	tHD.STO	0.6		0.26		μs	
Aborted sequence – bus	Deselect		2		2	ms	Delay from a host de-asserting
release	_Abort						ModSelL (at any point in a bus
							sequence) to the QSFP-DD module
							releasing SCL and SDA
ModSelL Setup Time ¹	tSU.	2		2		ms	ModSelL Setup Time is the setup
	ModSelL						time on the select line before the
							start of a host initiated TWI serial
		_		_			bus sequence.
ModSelL Hold Time ¹	tHD.	2		2		ms	ModSelL Hold Time is the delay
	ModSelL						from completion of TWI serial bus
							sequence to changes of module
TMI Orain Interfere Object	T -11-		500		500		select status.
TWI Serial Interface Clock	T_clock_		500		500	μs	Time the QSFP-DD module may
Holdoff "Clock Stretching"	hold						hold the SCL line low before
							continuing with a read or write
Complete Single or	tWR		80		80	mo	operation. Time to complete a Single or
Sequential Write to non-	LVVK		00		80	ms	Sequential Write to non-volatile
volatile registers							registers.
Accept a single or	tNACK		10		10	ms	Time to complete a Single or
sequential write to volatile	UVACIN		10		10	1113	Sequential Write to volatile
memory							registers.
Time to complete a	tBPC		10		10	ms	Time to complete a memory bank
memory bank/page					. Ŭ		and/or page change.
Endurance (Write Cycles)		50k		50k		cycles	Module Case Temperature = 70 °C
	· .	1.4				10 11	

Note 1: Management registers can be read to determine alternate ModSelL set up and hold times. See CMIS 8.4.5, Durations Advertising or SFF-8636 6.2.9, Free Side Device Properties (Page 00h, Bytes 107-115).

The TWI serial interface address of the QSFP112 module is 1010000X (A0h). In order to allow access to multiple QSFP-DD/QSFP-DD800 modules on the same TWI serial bus, the QSFP112 includes a module select pad, ModSelL. This input (which is pulled high, deselected in the module) must be held low by the host to select the module of interest and allow communication over the TWI serial interface. The module must not respond to or accept TWI serial bus instructions unless it is selected.

n

Before initiating a TWI serial bus communication, the host shall provide setup time on the ModSelL line of all modules on the TWI bus. The host shall not change the ModSelL line of any module until the TWI serial bus communication is complete and the hold time requirement is satisfied.

9 10

11

12

13

8

5.5.1.1 Bus timing tBUF

The timing attribute tBUF is the bus free time between sequential TWI transactions, see Figure 20. It's measured from the low to high SDA edge of the Stop condition of the Write transaction to the high to low SDA edge of the Start condition for the next transaction.

14 15

16

5.5.1.2 Bus timing tWR

21

22

The timing attribute tWR is the maximum time allowed for a module to complete its internally timed write cycle after a single or sequential write to non-volatile memory before the next basic management operation can be accepted, see Figure 20. The write cycle completion time is measured from the low to high SDA edge of the STOP condition of the Write transaction to the high to low SDA edge of the START condition for the next transaction.

Host TWI Module TWI Module internal Write Transaction START WRITE ACK ACK -DATA ACK -STOP Write cvcle to non-volatile location Read Transaction Earliest start of a -START read transaction fulfiling the readback condition ACK START Written data avilable for ACK Read read-back -DATA NACK

23 24 25

Figure 20: Bus timing tWR

7

8

5.5.1.3 Bus timing tNACK

The timing attribute tNACK is the maximum time allowed for a module to complete its internally timed write cycle after a single or sequential write to a volatile memory location before the next basic management operation can be accepted, see Figure 21. The write cycle completion time is measured from the low to high SDA edge of the STOP condition of the Write transaction to the high to low SDA edge of the START condition for the next transaction.




Figure 21: Bus timing tNACK

10 11 12

13

14

15

16

5.5.1.4 Bus timing tBPC

The timing attribute tBPC is the time required for a module to complete the change for the requested Bank and/or Page selection, see Figure 22. It's measured from the low to high SDA edge of the Stop condition of the Write transaction to the high to low SDA edge of the Start condition for the next transaction.




Figure 22: Bus timing tBPC

5.5.2 Timing for soft control and status functions

Timing for QSFP112 soft control status functions is described in Table 18. Squelch and disable timings are defined in Table 19.

Table 18- Timing for QSFP112 soft control and status functions

					roi and status functions
Parameter	Symbol	Min	Max	Unit	Conditions
MgmtInitDuration	Max MgmtInit Duration		2000	ms	Time from power on ¹ , hot plug or rising edge of reset until until the high to low SDA transition of the Start condition for the first acknowledged TWI transaction.
ResetL Assert Time	t_reset_init	10		μs	Minimum pulse time on the ResetL signal to initiate a module reset.
Int/RxLOS Mode Change	t_IntL/RxLOSL		100	ms	Time to change between IntL and RxLOSL modes of the dual- mode signal IntL/RxLOSL.
LPMode/TxDis mode change time	t_LPMode/TxDis		100	ms	Time to change between LPMode and TxDis modes of LPMode/TxDis
IntL Assert Time	ton_IntL		200	ms	Time from occurrence of condition triggering IntL until Vout:IntL=Vol
IntL Deassert Time	toff_IntL		500	μs	Time from clear on read ² operation of associated flag until Vout:IntL=Voh. This includes deassert times for Rx LOS, Tx Fault and other flag bits.
RxLOS Assert Time	ton_los		100	ms	Time from Rx LOS condition present to Rx LOS bit set (value = 1b) and IntL asserted ³ .
Rx LOS Assert Time (optional fast mode)	ton_losf		1	ms	Time from Rx LOS state to Rx LOS bit set (value = 1b) and IntL asserted ³ .
RxLOS Deassert Time (optional fast mode)	toff_f_LOS		3	ms	Optional fast mode is advertised via the CMIS. Time from optical signal above the LOS deassert threshold to when the module releases the RxLOSL signal to high.
TX Disable Assert Time	ton_TxDis		100	ms	Time from Tx Disable bit set to 1 until optical output falls below 10% of nominal.
TX Disable Assert Time (optional fast mode)	ton_f_TxDis		3	ms	Optional fast mode is advertised via CMIS. Time from TxDis signal high to the optical output reaching the disabled level
TX Disable Deassert Time	toff_TxDis		400	ms	Time from Tx Disable bit cleared to 1 until optical output rises above 90% of nominal ⁴ .
Tx Fault Assert Time	ton_Txfault		200	ms	Time from Tx Fault state to Tx Fault bit set (value=1b) and IntL asserted.
Flag Assert Time	ton_flag		200	ms	Time from occurrence of condition triggering flag to associated flag bit set (value=1b) and IntL asserted.
Mask Assert Time	ton_mask		100	ms	Time from mask bit set (value=1b) ⁵ until associated IntL assertion is inhibited
Mask Deassert Time	toff_mask		100	ms	Time from mask bit cleared (value=0b) 5 until associated IntL operation resumes
Data Path Tx Turn On Max Duration ⁶	DataPathTxTurnC				see CMIS memory P01h: B168
Data Path Tx Turn Off Max Duration ⁶	DataPathTxTurnC	DataPathTxTurnOff_MaxDuration			see CMIS memory P01h: B168
Data Path Deinit Max Duration ⁶	DataPathDeinit_M	ataPathDeinit_MaxDuration			see CMIS memory P01h: B144

Data Path Init Max	DataPathInit_MaxDuration	see CMIS memory P01h: B144
Duration ⁶		
Module Pwr Up Max	ModulePwrUp_MaxDuration	see CMIS memory P01h: B167
Duration ⁷	·	·
Module Pwr Dn Max	ModulePwrDn_MaxDuration	see CMIS memory P01h: B167
Duration ⁷		,

Notes: 1. Power on is defined as the instant when supply voltages reach and remain at or above the minimum level specified in Table 21.

- 2. Measured from low to high SDA edge of the Stop condition of the read transaction.
- 3. Rx LOS condition is defined at the optical input by the relevant standard.
- 4. Tx Squelch Deassert time is longer than SFF-8679 [32].
- 5. Measured from low to high SDA edge of the Stop condition of the write transaction.
- 6. Measured from the low to high SDA edge of the Stop condition of the Write transaction until the IntL for the state change Vout:IntL=Vol, unless the module advertises a less than 1 ms duration in which case there is no defined measurement.
- 7. Measured from the low to high SDA edge of the Stop condition of the Write transaction until the IntL for the state change Vout:IntL=Vol.

Table 19- I/O Timing for Squelch & Disable

Parameter	Symbol	Max	Unit	Conditions
Rx Squelch Assert Time	ton_Rxsq	15	ms	Time from loss of Rx input signal until the squelched output condition is reached, see 4.6.1.
Tx Squelch Assert Time	ton_Txsq	400	ms	Time from loss of Tx input signal until the squelched output condition is reached, see 4.6.2.
Tx Squelch Deassert Time	toff_Txsq	1.5	s	Tx squelch deassert is system and implementation dependent, see also 4.6.2.
Tx Disable Assert Time	ton_txdis	100	ms	Time from the stop condition of the Tx Disable write sequence ¹ until optical output falls below 10% of nominal.
Tx Disable Assert Time (optional fast mode)	ton_txdisf	3	ms	Time from Tx Disable bit set (value = 1b) ¹ until optical output falls below 10% of nominal, see notes 2 and 3.
Tx Disable Deassert Time	toff_txdis	400	ms	Time from Tx Disable bit cleared (value = 0b) ¹ until optical output rises above 90% of nominal, see notes 2, and 3.
Tx Disable Deassert Time (optional fast mode)	toff_txdisf	10	ms	Time from Tx Disable bit cleared (value = 0b) ¹ until optical output rises above 90% of nominal, see notes 2 and 3.
Rx Output Disable Assert Time	ton_rxdis	100	ms	Time from Rx Output Disable bit set (value = 1b) ¹ until Rx output falls below 10% of nominal
Rx Output Disable Deassert Time	toff_rxdis	100	ms	Time from Rx Output Disable bit cleared (value = 0b) ¹ until Rx output rises above 90% of nominal.
Squelch Disable Assert Time	ton_sqdis	100	ms	This applies to Rx and Tx Squelch and is the time from bit set (value = 0b) ¹ until squelch functionality is disabled.
Squelch Disable Deassert Time	toff_sqdis	100	ms	This applies to Rx and Tx Squelch and is the time from bit cleared (value = 0b) ¹ until squelch functionality is enabled.

Notes:

- 1. Measured from LOW to HIGH SDA signal transition of the STOP condition of the write transaction.
- 2. CMIS 4.0 and beyond the listed values are superseded by the advertised DataPathTxTurnOff_MaxDuration and DataPathTxTurnOn MaxDuration times in P01h.168.
- 3. Listed values place a limit on the DataPathTxTurnOff_MaxDuration and DataPathTxTurnOn_MaxDuration times (P01h.168) that can be advertised by such modules (for CMIS 4.0 and beyond).

1

3 4

5.6 High Speed Electrical Specification

For detailed QSFP112 electrical specifications for operation up to 29 GBd see e.g., IEEE Std 802.3-2018 Annex 86A, Annex 83E, Annex 120C, or Annex 120E [15]; Fibre Channel FC-PI-6 [1], FC-PI-7 [2]; OIF CEI 4.0 [22]; InfiniBand FDR, EDR, and HDR specifications [19]. For detailed QSFP-DD-800 electrical specifications for operation up to 58 GBd see e.g., IEEE P802.3ck Annex 120G [17]; Fibre Channel FC-PI-8 [3]; OIF CEI-112G-VSR [22]; InfiniBand NDR specifications [19].

Partial or complete squelch specifications may be provided in the appropriate specification. Where squelch is not fully defined by the appropriate specification, the recommendations of the following subsections 5.6.1 and 5.6.2 may be used.

Editor's note: squelch levels for 100 Gb/s PAM4 may need to be lowered and currently under investigation.

5.6.1 Rx(n)(p/n)

Rx(n)(p/n) are QSFP112 module receiver data outputs. Rx(n)(p/n) are AC-coupled 100 Ohm differential lines that should be terminated with 100 Ohm differentially at the Host ASIC(SerDes). The AC coupling is inside the QSFP112 modules and not required on the Host board. When properly terminated, the differential voltage swing shall be less than or equal to 900 mVpp or as defined by the relevant standard, or whichever is less.

Output squelch for loss of optical input signal, hereafter Rx Squelch, is required and shall function as follows. In the event of the Rx input signal on any optical port becoming equal to or less than the level required to assert LOS, then the receiver output(s) associated with that Rx port shall be squelched. A single Rx optical port can be associated with more than one Rx output as shown in Table 24. In the squelched state output impedance levels are maintained while the differential voltage amplitude shall be less than 50 mVpp.

In normal operation the default case has Rx Squelch active. Rx Squelch can be deactivated using Rx Squelch Disable through the TWI serial interface. Rx Squelch Disable is an optional function.

5.6.2 Tx(n)(p/n)

Tx(n)(p/n) are QSFP-DD module transmitter data inputs. They are AC-coupled 100 Ohm differential lines with 100 Ohm differential terminations inside the QSFP112 optical module. The AC coupling is implemented inside the QSFP112 optical module and not required on the Host board.

Output squelch for loss of electrical signal, hereafter Tx Squelch, is an optional function. Where implemented it shall function as follows. In the event of the differential, peak-to-peak electrical signal amplitude on any electrical input lane becoming less than 70 mVpp, then the transmitter optical output associated with that electrical input lane shall be squelched and the associated TxLOS flag set. If multiple electrical input lanes are associated with the same optical output lanes, the loss of any of the incoming electrical input lanes causes the optical output lane to be squelched.

For applications, e.g., Ethernet, where the transmitter off condition is defined in terms of average power, squelching by disabling the transmitter is recommended and for applications, e.g., InfiniBand, where the transmitter off condition is defined in terms of OMA, squelching the transmitter by setting the OMA to a low level is recommended.

In module operation, where Tx Squelch is implemented, the default case has Tx Squelch active. Tx Squelch can be deactivated using Tx Squelch Disable through the TWI serial interface. Tx Squelch and Tx Squelch Disable are optional functions.

© QSFP-DD MSA Page 61 March 11, 2021

5.7 Power Requirements

The power supply has three designated pads, VccTx, Vcc1, and VccRx in the connector. VccRx, Vcc1, and VccTx may be internally connected within the module in any combination at the discretion of the module vendor. Power is applied concurrently to these pads.

A host board together with the QSFP112 module(s) forms an integrated power system. The host supplies stable power to the module. The module limits electrical noise coupled back into the host system and limits inrush charge/current during hot plug insertion or module state transitions.

All power supply requirements in Table 21 shall be met at the maximum power supply current. No power sequencing of the power supply is required of the host system since the module sequences the contacts in the order of ground, supply and signals during insertion.

5.7.1 QSFP112 Power Classes and Maximum Power Consumption

There are two power modes: Low Power Mode and High Power Mode, and eight power classes, Class 1 - Class 8. Module power classes are defined in Table 20 and module power specifications are provided in Table 21.

Since a wide range of module power classes exist, to avoid exceeding the system power supply limits and cooling capacity when a module is inserted into a system designed to accommodate only low power consumption modules, it is recommended that host systems designed to accommodate only low power consumption modules also implement the state machine defined in the CMIS [5] and identify the power class of the module before allowing the module to go into High Power Mode, where power class 8 requires reading CMIS (Page00, Byte 201) to determine actual power consumption. This is to avoid exceeding the host system power supply limits and cooling capacity when a module exceeding the power class supported by the system is inserted.

Table 20- QSFP112 Power Classes

Power Class	Max Power (W)	CMIS Register
1	1.5	Direct readout of Page 00h Byte 200[000xxxxxx]
2	2.0	Direct readout of Page 00h Byte 200[001xxxxxx]
3	2.5	Direct readout of Page 00h Byte 200[010xxxxxx]
4	3.5	Direct readout of Page 00h Byte 200[011xxxxx]
5	4.0	Direct readout of Page 00h Byte 200[100xxxxx]
6	4.5	Direct readout of Page 00h Byte 200[101xxxxx]
7	5.0	Direct readout of Page 00h Byte 200[110xxxxx]
8 1	>5.0	Direct readout of Page 00h Byte 200[111xxxxx]

Note: 1. When a module reports power class 8 the host must read CMIS Page 00h Byte 201 to determine module power dissipation. Please see CMIS Byte 201 register definition for more information.

In general, the higher power classification levels are associated with higher data rates and longer reaches. The system designer is responsible for ensuring that the maximum case temperature does not exceed the case temperature requirements.

2

3

4

5

6

20 21

18 19 22 23 24 25

28 29 30

31

32 33

26

27

5.7.2 QSFP112 Host Board Power Supply Filtering

The specification of the host power supply filtering network is beyond the scope of this specification. particularly because of the wide range of module Power Classes. During power transient events, the host should ensure that any neighboring modules sharing the same supply stay within their specified supply voltage limits. The host should also ensure that the intrinsic noise of the power rail is filtered to guarantee the correct operation of the optical modules. The reference power supply filter is shown in Figure 23.




Figure 23: Reference Power Supply Filter for Module Testing

Any voltage drop across a filter network on the host is counted against the host DC set point accuracy specification. System designers should choose components with appropriate DCR and ESR, in order to minimize the voltage drop and the amount of noise coupled to the module. System designers should carefully choose components with appropriate DCR and ESR on host supporting power class 6 or higher, in order to minimize the voltage drop and the amount of noise coupled to the module.

The specifications for the power supply are shown in Table 21. The limits in Table 21 apply to the combined current that flows through all inductors in the power supply filter (represents host Icc current Figure 23). Inrush current shall be measured with the appropriate equipment, such as current probes or shunt resistors. The test equipment shall provide enough bandwidth, vertical resolution, SNR and memory depth, in order to capture properly all the power events.

5.7.3 Module Power Supply Specification

To avoid exceeding the host system power capacity, if the host pulls LPMode high, upon hot-plug, power cycle or reset, QSFP112 modules shall power up in Low Power Mode. If the host does not pull LPMode high the module will proceed to High Power Mode without host intervention. Figure 24 shows waveforms for maximum instantaneous, sustained and steady state currents for Low Power and High Power modes. Specification values for maximum instantaneous, sustained and steady state currents at each power class are given in Table 21.

The module shall not be affected by the instantaneous variations of the power supply caused by its own current drawing profile during all power transient events. The module shall support instantaneous power supply Vcc variations with a slew rate up to 175 mV / ms. No traffic hits or TWI errors shall be observed during Vcc variations.

Table 21- Power supply specifications, instantaneous, sustained, and steady state current limits

Table 21- Power supply specifications, instantaneou	s, sustaine	a, ana ste	ady Sta	ite current	iimits
Parameter	Symbol	Min	Nom	Max	Unit
Power supply voltages VccTx, VccRx, and Vcc1 including		3.135	3.3	3.465	V
ripple, droop and noise below 100 kHz ¹					
Module inrush - instantaneous peak duration ²	T_ip			50	μs
Module inrush - initialization time ²	T_init			500	ms
Low Power Mode for all modules ar	nd Power Clas	ss 1 Module			
Power Consumption Class	P_0			1.5	W
Instantaneous peak current at hot plug	lcc_ip_lp	-	-	600	mΑ
Sustained peak current at hot plug	lcc_sp_lp	-	-	495	mΑ
Steady state current	lcc_lp	S	See Note	3	mΑ
High Power Mode Power	Class 2 modu	ıle			
Power Consumption Class	P_2			2.0	W
Instantaneous peak current	Icc_ip_2	-	-	800	mΑ
Sustained peak current	lcc_sp_2	-	-	660	mΑ
Steady state current	lcc_2	S	ee Note	3	mΑ
High Power Mode Power	Class 3 modu	ıle			
Power Consumption Class	P_3			2.5	W
Instantaneous peak current	Icc_ip_3	-	-	1000	mΑ
Sustained peak current	lcc_sp_3	-	-	825	mΑ
Steady state current	Icc_3	See Note 3			mΑ
High Power Mode Power	Class 4 modu	ıle			
Power Consumption Class	P_4			3.5	W
Instantaneous peak current	Icc_ip_4	-	-	1400	mΑ
Sustained peak current	Icc_sp_4	-	-	1155	mA
Steady state current	Icc_4	S	ee Note	3	mA
High Power Mode Power	Class 5 modu	ile			
Power Consumption Class	P_5			4.0	W
Instantaneous peak current	Icc_ip_5	-	-	1600	mA
Sustained peak current	lcc_sp_5	-	-	1320	mΑ
Steady state current	Icc_5	S	ee Note	3	mΑ
High Power Mode Power	Class 6 modu	ıle			
Power Consumption Class	P_6			4.5	W
Instantaneous peak current	Icc_ip_6	-	-	1800	mΑ
Sustained peak current	lcc_sp_6	-	-	1485	mΑ
Steady state current	Icc_6	S	See Note	3	mΑ
High Power Mode Power	Class 7 modu	ıle			
Power Consumption Class	P_7			5.0	W
Instantaneous peak current	Icc_ip_7	-	-	2000	mA
Sustained peak current	lcc_sp_7	-		1650	mA
Steady state current Icc_7 See Note 3					
High Power Mode Power	Class 8 modu	ıle			
Power Consumption Class	P_8 ⁴			>5.0	W
Instantaneous peak current	Icc_ip_8	-	-	P_8/2.5	Α
Sustained peak current	lcc_sp_8	-	-	P_8/3.03	Α
Steady state current	Icc_8	-	-	4.5	Α
N. A.M. L. W. T. W. D. LIV. A.	•	•			

Notes: 1. Measured at VccTx, VccRx, and Vcc1.

^{2:} T_ip and T_init are test conditions for measuring inrush current and not characteristics of the module.

^{3:} The module must stay within its declared power class.

^{4:} P_8 is the module power dissipation reported by CMIS Byte 201.

12




Figure 24: Instantaneous and sustained peak currents for Icc Host (see Table 13)

5.7.4 Host Board Power Supply Noise Output

The host shall generate an effective weighted integrated spectrum RMS noise less than the eN_Host value in Table 14 when tested by the methods of SFF-8431 [29], D.17.1 with the following exceptions:

- a. The truncated function equation with coefficients from Table 22.
- b. The resistor shall draw the maximum rated current per contact.
- c. The frequency response of the truncated function is illustrated in Figure 25.

11 12 13 14 15

10

Table 22- Truncated Filter Response Coefficients for Host Power Supply Noise Output

Frequency	а	b	С	d	е
10 Hz <u><</u> f <u><</u> 240.2 Hz	0	0	0	0	-0.1
240.2 Hz < f < 24.03 kHz	0.3784	-3.6045	12.694	-19.556	11.002
24.03 kHz < f < 360.4 kHz	-22.67038	430.392	-3053.779	9574.26	-11175.98
360.4 kHz <u>< f ≤</u> 12.6 MHz	3.692166	-91.467	838.80	-3400.38	5139.285
12.6 MHz <u><</u> f <u><</u> 24 MHz	0	0	0	0	-60




Figure 25: Truncated Transfer Response for Host Board Power Supply Noise Output measurement

5.7.5 Module Power Supply Noise Output

The QSFP112 modules when plugged into a reference module compliance board shall generate noise less than the value in Table 23 when tested by the methods of SFF-8431 [29], D.17.2. The module must pass module power supply noise output test in all operating modes. This test ensures the module will not couple excessive noise from inside the module back onto the host board.

The RMS module noise voltage output is defined in the frequency band from 10 Hz to 10 MHz. Module noise shall be measured with an appropriate probing technique at the input stage of the Vcc PSU filtering network, see Figure 26.

15 16

17

18 19

20

21




Figure 26: Module Noise Injection Point

5.7.6 Module Power Supply Noise Tolerance

The QSFP112 modules shall meet all requirements and remain fully operational in the presence of a reference noise waveform described in Table 23 superimposed on the DC voltage. The reference noise waveform consists of triangular sweep of supply voltage Vcc PSU from 3.135 to 3.465 while a sinusoidal 1 kHz to 1 MHz noise is added to Vcc PSU. This emulates the worst case noise the module must tolerate and be fully operational. The reference noise shall be injected at the input stage of the Vcc PSU filtering network, see Figure 26. An appropriate probing technique is required for noise characterization.

Table 23- Power Supply Output Noise and Tolerance Specifications

Parameter	Symbol	Min	Nom	Max	Unit
Host RMS noise output 40 Hz-10 MHz (eN_Host)				25	mV
Module RMS noise output 10 Hz - 10 MHz				30	mV
Module sinusoidal power supply noise tolerance 1 kHz - 1	PSNR _{mod}			66	mV
MHz (p-p) ¹					
Vcc PSU triangular tolerance waveform amplitude (p-p) ²		3.135		3.465	V
Vcc PSU triangular tolerance waveform frequency (p-p)		0.001		1000	Hz

Notes

- 1. Module sinusoidal power supply noise must be added to the Vcc PSU triangular waveform.
- 2. Assumes nominal Vcc PSU=3.3 V.

5.8 ESD

Where ESD performance is not otherwise specified, e.g., in the Ethernet specification, the QSFP-DD/QSFP-DD800 modules shall meet ESD requirements given in EN61000-4-2, criterion B test specification when installed in a properly grounded cage and chassis. The units are subjected to 15 kV air discharges during operation and 8 kV direct contact discharges to the case. All the QSFP-DD/QSFP-DD800 modules and host pads including high speed signal pads shall withstand 1000 V electrostatic discharge based on Human Body Model per JEDEC JS-001 [9][20] and IEC EN61000-4-2 [8].

5.9 Clocking Considerations

5.9.1 Data Path Description

Within a module, host electrical and module media lanes are grouped together into a logical concept called a data path. A data path is intended to represent a group of lanes over which a block of data is distributed that will be powered up or down and initialized together. Some examples include a 400GAUI-4 to 400GBASE-DR4 module implementation, where the data path would include four host electrical lanes and four module media lanes, or a 100GAUI-2 to 100GBASE-FR module implementation, where the data path would include 2 host electrical lanes and one module media lane.

5.9.2 TX Clocking Considerations

Within a given Tx data path the host is responsible for ensuring that all electrical lanes delivered to the module are frequency synchronous (sourced from the same clock domain). If a module supports multiple Tx data paths running concurrently, the different Tx data paths can either all be in a single clock domain or separate clock domains. The module advertises which of these two modes it supports via the management registers.

If the module supports multiple Tx data paths running concurrently in a single clock domain, the module shall ensure that active Tx data paths continue to operate undisturbed even as other Tx data paths (and their associated Tx input lanes) are enabled/disabled by the host.

5.9.3 Rx Clocking Considerations

Within a given Rx data path all lanes received on the module media interface are required to be frequency synchronous (sourced from the same clock domain). If a module supports multiple Rx data paths running concurrently, the module shall allow the different Rx data paths to be asynchronous from each other (sourced from separate clock domains).

© QSFP-DD MSA Page 68 March 11, 2021

6 Optical Port Mapping and Optical Interfaces

6.1 Electrical data input/output to optical port mapping

Table 24 defines the mapping for QSFP-DD/QSFP-DD800 electrical Tx data inputs and Rx data outputs to optical ports combinations. Note that there is no defined mapping of electrical input/output to optical wavelengths for WDM applications. The QSFP112 with 4 transmit lanes [Tx1-Tx4] and 4 receive lanes [Rx1-Rx4] allows optical port mapping as shown in Table 24, but the Tx/Rx lanes 5-8 should be ignored.

Table 24- Electrical Signal to Optical Port Mapping

Floatrical					
Electrical					
data	Optical port mapping (see Figure 27)				
input/output					
	Duplex LC,	MPO-12, Dual	MPO-12, Quad	MPO-12 (two	MPO-12, SN,
	CS, SN, or	(CS, SN, MDC,	(SN or MDC)	row), MPO-16, or	MDC (BiDi)
	MDC	Duplex LC, or		Dual MPO-12	, ,
		MPO-12)			
	1 TX fiber	2 TX fibers	4 TX fibers	8 TX fibers	8 Tx (Rx)
	1 RX fiber 1	2 RX fibers 1	4 RX fibers 1	8 RX fibers 1,3	fibers ^{2,3}
Tx1			TX-1	TX-1	TR1
Tx2				TX-2	RT1
Tx3		TX-1	TX-2	TX-3	TR2
Tx4	TX-1			TX-4	RT2
Tx5			TX-3	TX-5	TR3
Tx6				TX-6	RT3
Tx7		TX-2	TX-4	TX-7	TR4
Tx8				TX-8	RT4
Rx1			RX-1	RX-1	RT1
Rx2				RX-2	TR1
Rx3		RX-1	RX-2	RX-3	RT2
Rx4	RX-1			RX-4	TR2
Rx5			RX-3	RX-5	RT3
Rx6				RX-6	TR3
Rx7		RX-2	RX-4	RX-7	RT4
Rx8				RX-8	TR4

Notes:

9

10

11

12

13 14


15

16 17


- 1. TX-n or RX-n where n is the optical port number as defined Figure 27.
- 2. TRn or RTn where n is the optical port number as defined Figure 27.
- 3. Some QSFP-DD/QSFP-DD800 modules may require fewer CS, SN, or MDC connectors. In such cases, Port #1 is always the left-most port. Successive ports then follow sequentially from left-to-right as shown in Figure 27.


6.2 Optical Interfaces


The recommended location and numbering of the optical ports for 14 Media Dependent Interfaces (MDI) are shown in Figure 27. The transmit and receive optical lanes shall occupy the positions depicted in Figure 27 when looking into the MDI receptacle with the connector keyway feature on top. QSFP-DD/QSFP-DD800 optical MDI examples are shown for three male MPO receptacles (see Figure 28, Figure 29, and Figure 30) a duplex LC (see Figure 31), a Dual CS connector (see Figure 32), a Quad SN receptacle (see Figure 33), a Quad MDC receptacle (see Figure 34), a Dual SN receptacle (see Figure 35), and a Dual MDC receptacle (see Figure 40).





Note: The MPO 12, 2 row optical MDI is used for breakout applications and is not intended for structured cabling applications.



































Note: For some CS, SN, and MDC use cases, fewer connector ports may be needed. In these cases, Port 1 is always the left-most port. Successive ports then follow sequentially from left-to-right as shown. Dual Duplex LC and Dual MPO port shall be positioned belly to belly, and the optical connector keys shall be oriented towards the side walls of module.

Figure 27: Optical Media Dependent Interface port assignments

12 13

15

16

17 18

19

6.2.1 MPO Optical Cable connections

The optical plug and receptacle for the MPO-12 one row connectors are specified in TIA-604-5 [25] and IEC 61754-7-1 [11], see Figure 28. The optical plug and receptacle for one row MPO-16 connectors are specified in TIA-604-18 [27] and IEC 61754-7-3 [13] and shown in Figure 29. The optical plug and receptacle for the MPO-24 two row connectors are specified in TIA-604-5 [25] and IEC 61754-7-2 [12] see Figure 30. Note: This specification uses the terms MPO-12 in place of the TIA term MPO and MPO-12 Two Row in place of the TIA term MPO Two Row.

Aligned keys are used to ensure alignment between the modules and the patchcords. The optical connector is orientated such that the keying feature of the MPO receptacle is on the top. Note: Two alignment pins are present in each receptacle.



Figure 28: MPO-12 One row optical patchcord and module receptacle



Figure 29: MPO-16 One row optical patchcord and module receptacle



Figure 30: MPO-12 Two row optical patchcord and module receptacle

March 11, 2021

6.2.2 Duplex LC Optical Cable connection

2 The Duplex LC optical plug and module receptacle are specified in TIA-604-10 [25] and IEC 61754-20 [14],

and shown in Figure 31.




Figure 31: Duplex LC optical patchcord and module receptacle

6.2.3 Dual CS Optical Cable connection

The Dual CS optical receptacle for a QSFP-DD/QSFP-DD800 modules are specified in CS-01242017 [6] and shown in Figure 32.




Figure 32: Dual CS connector optical patchcord and module receptacle

12

13 14

6.2.4 Quad SN Optical Cable connections

The Quad SN optical connector and receptacle for QSFP-DD/QSFP-DD800 module is specified in SN-60092019 [23] and shown in Figure 33. The top key and offset bottom key are used to ensure alignment between the modules and the patch cords.




Figure 33: Quad SN optical connector pathcord and four-port module receptacle

6.2.5 Quad MDC Optical Cable connection

The Quad MDC optical plug and receptacle for a QSFP-DD/QSFP-DD800 modules are specified in USC-11383001 [28] and shown in Figure 34. The optical connector is orientated such that the keying feature of the MDC receptacle is on the top.




Figure 34: Quad MDC optical connector patchcord and four-port module receptacle

6.2.6 Dual SN Optical Cable connections

The Dual SN optical connector and receptacle for QSFP-DD/QSFP-DD800 modules are specified in SN-60092019 [23] and shown in Figure 35. The top key and offset bottom key are used to ensure alignment between the modules and the patch cords.




Figure 35: Dual SN optical connector patchcord and dual-port module receptacle

6.2.7 Dual MDC Optical Cable connection

The Dual MDC optical plug and receptacle for a QSFP-DD/QSFP-DD800 modules are specified in USC-11383001 [28] and shown in Figure 36. The optical connector is orientated such that the keying feature of the MDC receptacle is on the top.




Figure 36: Dual MDC optical connector patchcord and dual-port module receptacle

2

15

6.2.8 Dual Duplex LC Optical Cable connection

The Dual Duplex LC module receptacle for a QSFP-DD Type 2B Module is shown in Figure 38. Each LC Duplex interface is specified in TIA-605-10 [26], and the two LC Duplex ports need to be pitched at least 7.3 mm apart (Figure 43). The latches of LC plug may exceed the overall module width (see Figure 39). The pitch between the cages in a system design will need to accommodate this excess width but it is not expected that this will reduce port counts in a system.




Figure 37: Dual Duplex LC module receptacle (in support of breakout applications)




Figure 38: Dual Duplex LC module receptacle port pitch




Figure 39: Dual Duplex LC latch width

6.2.9 Dual MPO-12 Optical Cable connection

The Dual MPO-12 module receptacle for a QSFP-DD Type 2B module is shown in Figure 40. Each MPO-12 interface is specified in TIA-604-5 [25], and the two MPO-12 ports need to be pitched at least 10.2 mm apart (Figure 41).'




Figure 40: Dual MPO module receptacle (in support of breakout applications)




Figure 41: Dual MPO-12 module receptacle port pitch

1

2

6

11 12

24

25

32 33 34

31

6.3 Module Color Coding and Labeling

An exposed feature of the QSFP-DD/QSFP-DD800 module (a feature or surface extending outside of the bezel) should be color coded as follows:

Beige for 850nm Blue for 1310nm White for 1550nm

Above color coding list is not exhaustive, other specifications may define additional color codes to supplement or override above color coding as needed.

Each QSFP-DD/QSFP-DD800 module shall be clearly labeled. The complete labeling need not be visible when the QSFP-DD/QSFP-DD800 module is installed. QSFP-DD recess bottom area is the recommended location of the label, but the location of label for QSFP-DD800 is on the module nose surface. Labeling shall include:

Appropriate manufacturing and part number identification Appropriate regulatory compliance labeling A manufacturing traceability code

The label should also include clear specification of the external port characteristics such as:

Optical wavelength Required fiber characteristics (i.e., MMF/SMF) Operating data rate Interface standards supported Link length supported Connector Type

If required to comply with 10.3, a label must be applied to the top external surface of the module case, warning of high touch temperature.

The labeling shall not interfere with the mechanical, thermal or EMI features.

7 QSFP-DD Mechanical and Board Definition

This chapter is the foundation for QSFP-DD, QSFP-DD800, and QSFP112 modules specifications. Below is the list of relevant sections applicable to QSFP-DD800 and QSFP112 in addition to QSFP-DD:

- 7.1 Introduction to QSFP-DD/QSFP-DD800 Modules
- 7.2 Datums, Dimensions and Component Alignment
- 7.3 Module Form Factors for QSFP-DD/QSFP-DD800
- 7.4 Module Flatness and Roughness 7.1.

7.1 Introduction to QSFP-DD/QSFP-DD800 Modules

The cages and modules defined in this chapter are illustrated in Figure 42 (2x1 stacked cage and module), Figure 43 (press fit cage for surface mount connector), and Figure 44 (illustrate Type 1, Type 2, Type 2A, and Type 2B pluggable modules). All pluggable modules and direct attach cable plugs (both Type 1 and Type 2) must mate to the connectors and cages defined in this specification. The Type 2 module allows an additional extension of the module outside of the cage to allow for flexibility in module design. A Type 2A or Type 2B modules include a heat sink on the extension of the module outside the cage to provide enhanced thermal performance. Modules heatsink and retention clip thermal designs are application specific and not specifically defined by this specification. See Appendix B for informative recommendations on overall module length including handle. See Appendix C for recommended QSFP-DD heatsink on module extension design for Type 2A and 2B modules, Type 2B modules are only for QSFP-DD800 operation. See Appendix D for alternate QSFP-DD800 heatsink design for Type 2A module.




Figure 42: 2x1 stacked cage and module




Figure 43: Press fit cage for surface mount connector




Figure 44: Type 1, Type 2, Type 2A, and Type 2B pluggable modules

7.2 Datums, Dimensions and Component Alignment


A listing of the QSFP-DD/QSFP-DD800 datums for the various components is contained in Table 25. The alignments of some of the datums are noted. To reduce the complexity of the drawings, all dimensions are considered centered unless otherwise specified. Dimensions and tolerancing conform to ASME Y14.5-2009 [4]. All dimensions are in millimeters.

Table 25- Datums

Datum ¹	Description
Α	Host Board Top Surface
В	Inside surface of bezel
С	Distance between Connector terminal thru holes on host board ³
D	Hard stop on module ²
E	Width of module ³
F	Height of module housing
G	Width of module pc board ³
Н	Leading edge of signal contact pads on module pc board
J	Top surface of module pc board
K	Host board thru hole #1 to accept connector guidepost ²
L	Host board thru hole #2 to accept connector guidepost ²
M	Width of bezel cut out ³
Р	Vertical Center line of internal surface of cage
S	Seating plane of cage on host board
Т	Hard stop on cage ²
AA	Connector slot width ³
BB	Seating plane of connector on host board
DD	Top surface of module housing
EE	Centerline of module opening to locate paddle card Datum H
FF	Centerline of upper port cage height
GG	Centerline of lower port cage height
EE	Primary Datum hole for 2x1 Host PCB
Motoci	

Notes:

- 1. All dimensions are in mm.
- 2. Datums D and T are aligned when assembled (see Figure 45 and Figure 46).
- 3. Centerlines of datums AA, C, E, G, M are aligned on the same vertical plane.



NOTES:

LOCATION OF CONTACT POINTS ARE DEFINED BY CONNECTOR SUPPLIERS
BASED UPON THE PADDLE CARD PAD LAYOUT

DIMENSION APPLIES TO CAGES WITH SPRING FINGERS

Figure 45: 2X1 stacked press fit connector/cage datum descriptions




Figure 46: Surface mount connector/cage datum descriptions

7.3 Module Form Factors for QSFP-DD/QSFP-DD800

The mechanical outline for the Type 1 module is shown in Figure 47, the Type 2 module is shown in Figure 48, the Type 2A module with nose heat sink is shown in Figure 49, and the Type 2B module with taller nose heat sink is shown in Figure 50. The module shall provide a means to self-lock with either the 2x1 stacked cage or SMT cage upon insertion. The module package dimensions are defined in Figure 52, Figure 53, and Figure 54. The dimensions that control the size of the module that extends outside of the cage are listed as maximum dimensions per Note 4.




Figure 47: Type 1 module





Figure 48: Type 2 module






Figure 49: Type 2A Module




Figure 50: Type 2B module

Figure 50 Type 2B Module (Cannot be used in combination with the 2x1 Electrical Connector Mechanical in section 7.7 due to possible mechanical interference)

NOTES APPLY TO MODULE DRAWING

- 1. DIMENSIONS AND TOLERANCING CONFORM TO ASME Y14.5-2009.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. UNLESS OTHERWISE SPECIFIED, SHARP CORNERS, EDGES, AND BURRS ARE NOT ALLOWED. ROUND OFF ALL EDGES AND CORNERS TO A MINIMUM RADIUS OF 0.20 MM.



DIMENSION DEFINES ENLARGED SECTION OF TRANSCEIVER THAT EXTENDS OUTSIDE OF CAGE TO ACCOMMODATE MATING PLUG AND ACTUATOR MECHANISM.



SURFACES ON ALL 4 SIDES OF THE 12.4 MIN DIMENSION TO BE CONDUCTIVE FOR CONNECTION TO CHASSIS GROUND.



DIMENSION APPLIES TO LATCH MECHANISM.



DIMENSION APPLIES TO THE LOCATION OF THE EDGE OF THE MODULE BOARD PAD, DATUM H, CONTACTS 21, 22, 36 AND 37 ARE VISIBLE.



DIMENSION TO INCLUDE BAIL TRAVEL.



DIMENSION APPLY TO OPENINGS IN THE HOUSING.



OPTIONAL FEATURE TO AID INSPECTION OF DIMENSIONS FROM DATUM D.



FLATNESS AND SURFACE ROUGHNESS (Ra) APPLIES FOR INDICATED LENGTH AND MIN WIDTH OF 13MM. SURFACE TO BE THERMALLY CONDUCTIVE. SEE SECTION 5.4 TABLE 8 FOR FLATNESS AND ROUGHNESS REQUIREMENTS.



HIGHER WATTAGE MODULES MAY REQUIRE ADDITONAL SPACE FOR COOLING.



BLOCKING FEATURE IS CRITICAL TO APPLICATION FUNCTION. A RADIUS OF 0.2 ± 0.05 MM IS REQUIRED ON THE LEADING EDGES OF THIS FEATURE.



NO LABEL SHALL BE APPLIED IN THIS AREA. ETCHINGS ARE ALLOWED BUT MUST NOT AFFECT THERMAL PERFORMANCE.




THE LABEL(S) MUST NOT INTERFERE WITH THE MECHANICAL, THERMAL, OR EMI PERFORMANCE AND MUST NOT VIOLATE NOTE 5.




DIMENSION APPLIES TO LATCH POCKET.



17 OPTIONAL FEATURE TO AID IN TOOLING STRENGTH








Figure 51: Type 2A Module with heat sink




Figure 52: Drawing of the module





Figure 53: Drawing of module end face






Figure 54: Detailed dimensions of the module opening

13

16 17

18

22

7.4 Module Flatness and Roughness

QSFP-DD/QSFP-DD800 module flatness and roughness are specified to improve module thermal characteristics when used with a riding heat sink. Relaxed specifications are used for lower power modules to reduce cost. The module flatness and roughness specifications apply to the specified heat sink contact area for QSFP-DD by Figure 52 and Figure 53 and for QSFP-DD800 by Figure 73. Specifications for QSFP-DD/QSFP-DD800 Module flatness and surface roughness are shown in Table 26 (see Figure 52 and Figure 73 note 11), and the QSFP112 Module flatness and surface roughness are shown in Figure 24. Flatness and roughness specifications applies to both top and bottom surfaces of the modules. Power class 1Cu is dedicated to passive copper cables with a more relaxed flatness of 0.15 mm.

Table 26- QSFP-DD/QSFP-DD800 Module flatness specifications

Power Class ¹	Module Flatness (mm)	Surface Roughness (Ra, µm)
	, ,	Surface Roughness (Ra, pin)
1Cu ²	0.15	1.6
1	0.075	1.6
2	0.075	1.6
3	0.075	1.6
4	0.075	1.6
5	0.050	0.8
6	0.050	0.8
7	0.050	0.8
8	0.050	0.8

- 1. QSFP-DD/QSFP-DD800 power classes are defined in Table 12.
- 2. Power class 1Cu maximum power dissipation is the same as power class 1.

Table 27- QSFP112 Module flatness specifications

Power Class ¹	Module Flatness (mm)	Surface Roughness (Ra, µm)
1Cu ²	0.15	1.6
1	0.075	1.6
2	0.075	1.6
3	0.075	1.6
4	0.075	1.6
5	0.075	1.6
6	0.075	1.6
7	0.075	1.6
8	0.050	0.8
4 00=0440		- 00

- 1. QSFP112 power classes are defined in Table 20.
- 2. Power class 1Cu maximum power dissipation is the same as power class 1.

To improve thermal performance, optional enhanced surface specifications are specified in Table 28. This is an optional specification and does not override the required specifications in Table 26 and Table 27.


Table 28- Optional Enhanced Module flatness specifications


Power Class	Module Flatness (mm)	Surface Roughness (Ra, µm)
8	0.025	0.4

7.5 Module paddle card dimensions notes

Notes for module paddle cards drawings applies to Figure 55 and Figure 56.

- 1. DIMENSIONS AND TOLERANCING CONFORM TO ASME Y14.5-2009.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. NO SOLDERMASK WITHIN 0.05 MM OF ALL DEFINED CONTACT PAD EDGES.
- 4. NO SOLDERMASK BETWEEN END CONTACTS AND THE SIDES OF THE PADDLE CARD.





 $\frac{1}{2}$ DIMENSION AND TOLERANCE APPLIES TO ALL GROUND PADS ON BOTH TOP AND BOTTOM SIDE OF PADDLE CARD.

 $\frac{\bigwedge}{8}$ DIMENSION AND TOLERANCE APPLIES TO ALL POWER PADS ON BOTH TOP AND BOTTOM SIDE OF PADDLE CARD.

 \bigcirc DIMENSION AND TOLERANCE APPLIES TO ALL SIGNAL PADS ON BOTH TOP AND BOTTOM SIDE OF PADDLE CARD.

A ZERO GAP IS ALLOWED FOR A CONTINUOUS PAD OPTION.

APPLIES TO ALL SIGNAL PAD TO PAD SPACING.

PRE-WIPE PADS (SHADED AREA) ON MODULE CARD HOST SIDE ARE OPTIONAL.

PRE-WIPE PADS (UNSHADED AREA) ARE REQUIRED EXCEPT IN CONTINUOUS POWER OR GROUND PAD DESIGNS.

PADDLE CARD THICKNESS IS MEASURED OVER PADS VIAS MUST NOT BE PROUD OF THE PAD SURFACE.

NO LABEL SHALL BE APPLIED IN THIS AREA. ETCHINGS ARE ALLOWED BUT MUST NOT AFFECT THERMAL PERFORMANCE.

MINIMUM DIMENSION REQUIRED FOR MATING SEQUENCE BETWEEN SIGNAL AND GROUND PADS.

COMPONENT KEEP OUT AREA MEASURED FROM DATUM H.

A SINGLE, DOUBLE, AND TRIPLE SPLIT IN THE PRE-WIPE SIGNAL PAD IS OPTIONAL, AND IF IMPLEMENTED, THE RESULTING 2, 3 AND 4 PADS SHALL BE SEPARATED WITH A GAP OF 0.13 ±0.05.

CONTACT PAD PLATING

0.38 MICROMETERS MINIMUM GOLD OVER
1.27 MICROMETERS MINIMUM NICKEL
ALTERNATE CONTACT PAD PLATING

11ERNATE CONTACT PAD PLATING 0.05 MICROMETERS MINIMUM GOLD OVER 0.30 MICROMETERS MINIMUM PALLADIUM OVER

1.27 MICROMETERS MINIMUM NICKEL

4

/19\




Figure 55: Module paddle card dimensions




Figure 56: Detail module pad dimensions

7.6 Module Extraction and Retention Forces

The normative requirements for QSFP-DD/QSFP-DD800 insertion forces, extraction forces and retention forces are specified in Appendix A. The contact pad plating shall meet the requirements in 7.5.

3 4

5

6

7

8

12

1 2

7.7 2x1 Stacked Electrical Connector Mechanical

Each of the QSFP-DD stacked connectors are a 76-contacts right angle connector. The integrated connector in a 2x1 stacked cage is shown in Figure 57 with detailed drawings in Figure 58, Figure 59 and Figure 60. Recommendations for the 2x1 stacked cage bezel opening are shown in Figure 61. Recommended host PCB layout are shown in Figure 63 and Figure 64.




Figure 57: Integrated connector in the 2x1 stacked cage

- 1. DIMENSIONS AND TOLERANCING CONFORM TO ASME Y14.5-2009.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3 DIMENSIONS FROM INSIDE SURFACES OF SPRING FINGERS WHEN FULLY DEPRESSED
- 4 CONNECTOR REMOVED FOR CLARITY
- 5 APPLIES TO ALL SPRING FINGERS ON ALL SIDES
- 6 EXTERNAL CAGE DIMENSIONS DOES, NOT INCLUDE FOLDING TABS
- 7 LENGTH OF CAGE AND SIGNAL TAILS
- 8 PRESS FIT CAGE PINS APPLY TO RIGHT SIDE OF CAGE
- PRESS FIT CAGE PINS APPLY TO LEFT SIDE OF CAGE
- PRESS FIT OFFSET BETWEEN RIGHT AND LEFT SIDE OF CAGE
- 11 DIMENSIONS INCLUDE BACKCOVER
- SIZE AND POSITION OF CAGE AND CONNECTOR PRESS FIT PINS SHALL
 BE DEFINED BY EACH SUPPLIER BASED UPON THE PCB FORMAT FOOTPRINT LAYOUT
- 13 CAVITY FOR HEATSINK IS OPTIONAL
- CONTACT PIN DIMENSION MEASURED FROM DATUM T.
- 15 CONTACT PIN DIMENSION MEASURED FROM DATUM T1.




Figure 58: 2x1 stacked cage





Figure 59: 2x1 stacked cage dimensions


-58

-57



FORWARD CONTACTS REAR CONTACTS

Figure 60: Connector pads in 2x1 stacked cage as viewed from front






Figure 61: 2x1 Bezel Opening

7.7.1 2x1 Connector and Cage host PCB layout

A typical host board mechanical layout for attaching the QSFP-DD 2x1 Connector and Cage system is shown in Figure 62 and Figure 63. Location of the pattern on the host board is application specific. To achieve 56 Gbps (28 GBd) operation the pad dimensions and associated tolerance must be adhered to and attention paid to the host layout.




Figure 62: 2X1 host board connector contacts






Figure 63: 2X1 Host PCB layout






Figure 64: 2X1 Host PCB detail layout

15 16

7.8 Surface Mount Electrical Connector Mechanical

The QSFP-DD Connector is a 76-contact, right angle connector. The SMT connector in a 1xn cage is shown in Figure 65 with detailed drawings in Figure 66 and Figure 67 and Figure 69. SMT connector view and connector detail designs are shown in Figure 68 and Figure 69. Recommendations for the SMT cage bezel opening are shown in Figure 70.






Figure 65: SMT connector in 1xn cage

Notes apply to SMT 1xN cage drawing, see Figure 65, Figure 66, and Figure 67.

- 1. DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14.5-2009
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- DIMENSIONS FROM INSIDE SURFACES OF SPRING FINGERS WHEN FULLY DEPRESSED
- ACAVITY FOR HEATSINK IS OPTIONAL
- APPLIES TO ALL SPRING FINGERS ON ALL SIDES.
- ADATUM S IS DEFINED BY SEATING PLANE ON HOST BOARD
- SIZE OF CAGE PRESS FIT PINS SHALL BE DEFINED BY EACH SUPPLIER BASED UPON THE PCB FOOTPRINT LAYOUT
- ATHIS SURFACE REFERENCES POTENTIAL FEATURES TO SUPPORT MODULES





TOP VIEW

Figure 66: SMT 1x1 cage overview





Figure 67: SMT 1x1 cage detail design



FRONT VIEW




Figure 68: SMT 1x1 connector front and side views





Figure 69: SMT 1x1 connector detail design

Note: Contact Dimension Measured from Datum T






Figure 70: SMT 1x1 bezel opening

2

3

4 5

6

7.8.1 Surface mount connector and cage host PCB layout

A typical host board mechanical layout for attaching the QSFP-DD surface mount Connector and Cage System is shown in Figure 71 and Figure 72. Location of the pattern on the host board is application specific.

To achieve 25-50 Gbps performance pad dimensions and associated tolerances must be adhered to and attention paid to the host board layout.

Notes for host PCB requirements (see Figure 71):

- 1. THE ENTIRE AREA UNDER THE CONDUCTOR (INSIDE DASHED LINES), IS TO BE CONSIDERED A KEEP OUT AREA FOR COMPONENTS.
- 2 HATCHED AREAS SHOULD REPRESENT ZONES ON THE PCB THAT COME IN CONTACT WITH OR CLOSE PROXIMITY TO THE PLASTIC HOUSING OR THE CONNECTOR CAGE. INDICATED AREAS TO BE CONSIDERED TRACE FREE.





Figure 71: SMT host PCB layout






Figure 72: SMT Connector and host PCB contact numbers

QSFP-DD800 Mechanical and Board Definition

2 Some of the QSFP-DD800 module mechanical specifications are common with QSFP-DD, below are the list of 3 4 relevant sections applicable to QSFP-DD800:

- 7.1 Introduction to QSFP-DD/QSFP-DD800 Modules
- 7.2 Datums, Dimensions and Component Alignment
- 7.3 Module Form Factors for QSFP-DD/QSFP-DD800
- 7.4 Module Flatness and Roughness.

8.1 Introduction

The module paddle card dimensions of the QSFP-DD800 have been improved to support 100 Gb/s PAM4 (up to 56 GBd) serial data rates, see Section 8.3.

10 11 12

1

5

7

8

9

QSFP-DD800 supports multiple connector/cage form factors. QSFP-DD800 cages/connectors/modules are compatible with QSFP-DD cages/connectors/modules. QSFP-DD cages/connectors also accepts QSFP family of modules. Examples of QSFP-DD800 cages are:

14 15 16

13

1x1 surface mount connector/cage

2x1 surface mount connector/cage

17 18 19

20

21 22

23

24 25 2x1 surface mount connector/cage with cabled high-speed host interconnects on the top connector/ upper port of the cage.

8.2 QSFP-DD800 module mechanical dimensions

For QSFP-DD800 modules the bottom surface of the module within the cage shall be flat without a pocket. The options for the position of the label could include the bottom surface of the module that protrudes outside the bezel of the cage or etched into the metal surface. Caution should be exercised that any etchings do not affect thermal performance. Flatness and roughness specs as defined in 7.4 apply for both top and bottom surfaces of QSFP-DD800 module, see Figure 73 and Figure 74.

NOTES APPLY TO MODULE DRAWING

- 1. DIMENSIONS AND TOLERANCING CONFORM TO ASME Y14.5-2009.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. UNLESS OTHERWISE SPECIFIED, SHARP CORNERS, EDGES, AND BURRS ARE NOT ALLOWED. ROUND OFF ALL EDGES AND CORNERS TO A MINIMUM RADIUS OF 0.20 MM.



DIMENSION DEFINES ENLARGED SECTION OF TRANSCEIVER THAT EXTENDS OUTSIDE OF CAGE TO ACCOMMODATE MATING PLUG AND ACTUATOR MECHANISM.



SURFACES ON ALL 4 SIDES OF THE 12.4 MIN DIMENSION TO BE CONDUCTIVE FOR CONNECTION TO CHASSIS GROUND.



DIMENSION APPLIES TO LATCH MECHANISM.



DIMENSION APPLIES TO THE LOCATION OF THE EDGE OF THE MODULE BOARD PAD, DATUM H, CONTACTS 21, 22, 36 AND 37 ARE VISIBLE.



DIMENSION TO INCLUDE BAIL TRAVEL.



DIMENSION APPLY TO OPENINGS IN THE HOUSING.



OPTIONAL FEATURE TO AID INSPECTION OF DIMENSIONS FROM DATUM D.



FLATNESS AND SURFACE ROUGHNESS (Ra) APPLIES FOR INDICATED LENGTH AND MIN WIDTH OF 13MM. SURFACE TO BE THERMALLY CONDUCTIVE. SEE SECTION 5.4 TABLE 8 FOR FLATNESS AND ROUGHNESS REQUIREMENTS.



HIGHER WATTAGE MODULES MAY REQUIRE ADDITONAL SPACE FOR COOLING.



BLOCKING FEATURE IS CRITICAL TO APPLICATION FUNCTION. A RADIUS OF 0.2 ± 0.05 MM IS REQUIRED ON THE LEADING EDGES OF THIS FEATURE.



NO LABEL SHALL BE APPLIED IN THIS AREA. ETCHINGS ARE ALLOWED BUT MUST NOT AFFECT THERMAL PERFORMANCE.



THE LABEL(S) MUST NOT INTERFERE WITH THE MECHANICAL, THERMAL, OR EMI PERFORMANCE AND MUST NOT VIOLATE NOTE 5.



DIMENSION APPLIES TO LATCH POCKET.



OPTIONAL FEATURE TO AID IN TOOLING STRENGTH




Figure 73: QSFP-DD800 module dimensions






Figure 74: QSFP-DD800 module leading edge dimensions









Figure 75: Detailed dimensions of the module opening

8.3 QSFP-DD800 improved module paddle card dimensions

The QSFP-DD800 module paddle card pad dimensions have been modified to support 100 Gb/s serial data rates. See Figure 76 and Figure 77 for QSFP-DD800 module updated paddle card pad dimensions. All other module dimensions, except for the pads, remain the same as the QSFP-DD Hardware Specification defined in Chapter 7.

- 1. DIMENSIONS AND TOLERANCING CONFORM TO ASME Y14.5-2009.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. NO SOLDERMASK WITHIN 0.05 MM OF ALL DEFINED CONTACT PAD EDGES.
- 4. NO SOLDERMASK BETWEEN END CONTACTS AND THE SIDES OF THE PADDLE CARD.





 $\frac{1}{2}$ DIMENSION AND TOLERANCE APPLIES TO ALL GROUND PADS ON BOTH TOP AND BOTTOM SIDE OF PADDLE CARD.

DIMENSION AND TOLERANCE APPLIES TO ALL POWER PADS ON BOTH TOP AND BOTTOM SIDE OF PADDLE CARD.

OIMENSION AND TOLERANCE APPLIES TO ALL SIGNAL PADS ON BOTH TOP AND BOTTOM SIDE OF PADDLE CARD.

 $\stackrel{\textstyle <}{\scriptstyle 10}$ A ZERO GAP IS ALLOWED FOR A CONTINUOUS PAD OPTION.

APPLIES TO ALL SIGNAL PAD TO PAD SPACING.

PRE-WIPE PADS (SHADED AREA) ON MODULE CARD HOST SIDE ARE OPTIONAL.

PRE-WIPE PADS (UNSHADED AREA) ARE REQUIRED EXCEPT IN CONTINUOUS POWER OR GROUND PAD DESIGNS.

PADDLE CARD THICKNESS IS MEASURED OVER PADS VIAS MUST NOT BE PROUD OF THE PAD SURFACE.

NO LABEL SHALL BE APPLIED IN THIS AREA. ETCHINGS ARE ALLOWED BUT MUST NOT AFFECT THERMAL PERFORMANCE.

MINIMUM DIMENSION REQUIRED FOR MATING SEQUENCE BETWEEN SIGNAL AND GROUND PADS.

 $\stackrel{\wedge}{12}$ COMPONENT KEEP OUT AREA MEASURED FROM DATUM H.

 $\frac{1}{8}$ A SINGLE, DOUBLE, AND TRIPLE SPLIT IN THE PRE-WIPE SIGNAL PAD IS OPTIONAL, AND IF IMPLEMENTED, THE RESULTING 2, 3 AND 4 PADS SHALL BE SEPARATED WITH A GAP OF 0.13 ±0.05.

CONTACT PAD PLATING

0.38 MICROMETERS MINIMUM GOLD OVER
1.27 MICROMETERS MINIMUM NICKEL

ALTERNATE CONTACT PAD PLATING

0.05 MICROMETERS MINIMUM GOLD OVER

0.30 MICROMETERS MINIMUM PALLADIUM OVER

1.27 MICROMETERS MINIMUM NICKEL




Figure 76: QSFP-DD800 Module paddle card dimensions

1,4 MIN REF

1.4 MIN

0.45 REF

DETAIL 5

SIGNAL PAD




Figure 77: QSFP-DD800 detail module paddle card dimensions

1.6 MIN

- POWER PAD

├--- 0 45 REF

4

5

6

7 8

9

10 11

12

8.4 QSFP-DD800 1x1 SMT connector/cage

The 1x1 SMT connector/cage mechanical outline for QSFP-DD800 is the same as the QSFP-DD 1x1 connector/cage, see 7.8.

8.4.1 Surface mount connector and cage host PCB layout

A typical host board mechanical layout for attaching the QSFP-DD surface mount Connector and Cage System is shown in Figure 78. Location of the pattern on the host board is application specific.

To achieve 112 Gbps (56 GBd) operation the QSFP-DD800 pad dimensions and associated tolerances have improved compare to QSFP-DD and one must adhere and pay attention to the host board layout.

Notes for host PCB requirements (see Figure 78):

1. THE ENTIRE AREA UNDER THE CONDUCTOR (INSIDE DASHED LINES), IS TO BE CONSIDERED A KEEP OUT AREA FOR COMPONENTS.

2 HATCHED AREAS SHOULD REPRESENT ZONES ON THE PCB THAT COME IN CONTACT WITH OR CLOSE PROXIMITY TO THE PLASTIC HOUSING OR THE CONNECTOR CAGE. INDICATED AREAS TO BE CONSIDERED TRACE FREE.




Figure 78: Reduced pad SMT host PCB layout

1 8.5 2x1 Surface Mount Technology (SMT) Connector/Cage

- 2 The QSFP-DD800 2x1 SMT connector/cage mechanical outline has similar dimensions as the QSFP-DD 2x1
 - press fit connector/cage, see 7.7.

3

4

5

6

7

8

9

10


11 12 13

8.5.1 2x1 SMT Connector/Cage System

Each of the QSFP-DD800 stacked connectors are a 76-contacts right angle connector. A typical host board mechanical layout for attaching the QSFP-DD800 surface mount connector and cage system are shown in Figure 79 and Figure 80. The QSFP-DD800 connector and cage supports multiple host PCB implementations, see Figure 85 and Figure 86. Location of the pattern on the host board is application specific.

To achieve 112 Gbps (56 GBd) operation the QSFP-DD800 pad dimensions and associated tolerances have improved compared to QSFP-DD and one must adhere and pay attention to the host board layout.

- 1. DIMENSIONS AND TOLERANCING CONFORM TO ASME Y14.5-2009.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.



4 CONNECTOR REMOVED FOR CLARITY

5 APPLIES TO ALL SPRING FINGERS ON ALL SIDES

EXTERNAL CAGE DIMENSIONS DOES, NOT INCLUDE FOLDING TABS

7 LENGTH OF CAGE AND SIGNAL TAILS

8 PRESS FIT CAGE PINS APPLY TO RIGHT SIDE OF CAGE

9 PRESS FIT CAGE PINS APPLY TO LEFT SIDE OF CAGE

 $\stackrel{\textstyle \checkmark}{10}$ PRESS FIT OFFSET BETWEEN RIGHT AND LEFT SIDE OF CAGE

11 DIMENSIONS INCLUDE BACKCOVER

SIZE AND POSITION OF CAGE AND CONNECTOR PRESS FIT PINS SHALL

BE DEFINED BY EACH SUPPLIER BASED UPON THE PCB FORMAT FOOTPRINT LAYOUT

13 CAVITY FOR HEATSINK IS OPTIONAL

CONTACT PIN DIMENSION MEASURED FROM DATUM T.

15 CONTACT PIN DIMENSION MEASURED FROM DATUM T1.




Figure 79: QSFP-DD800 2x1 SMT Stack Cage






Figure 80: QSFP-DD800 2x1 SMT cage dimensions



FORWARD CONTACTS

REAR CONTACTS

Figure 81: Connector pads in 2x1 SMT stacked cage as viewed from front






Figure 82: 2x1 SMT Bezel Opening




Figure 83: 2x1 SMT Pads Labeling

3

4 5

8.5.2 2x1 SMT Connector and Cage host PCB layout

Examples of host board layout implementations for attaching the QSFP-DD800 2x1 connector and cage system implementation 1 is shown in Figure 85 and implementation 2 is shown in Figure 86. The detail host PCB layout for QSFP-DD800 is shown in Figure 87. Location of the pattern on the host board is application specific. To achieve 112 Gbps (56 GBd) operation pad dimensions and associated tolerance must be adhered to and attention paid to the host layout.




Figure 84: QSFP-DD800 stacked SMT 2x1 connector

9 10

7

7

8

9

Notes for host PCB requirements (see Figure 85, Figure 86, and Figure 87):

1. THE ENTIRE AREA UNDER THE CONDUCTOR (INSIDE DASHED LINES), IS TO BE CONSIDERED A KEEP OUT AREA FOR COMPONENTS.

2 HATCHED AREAS SHOULD REPRESENT ZONES ON THE PCB THAT COME IN CONTACT WITH OR CLOSE PROXIMITY TO THE PLASTIC HOUSING OR THE CONNECTOR CAGE. INDICATED AREAS TO BE CONSIDERED TRACE FREE.




Figure 85: 2x1 SMT Connector and Cage PCB Layout Implementation 1

© QSFP-DD MSA Page 127 March 11, 2021

42 MAX

Ø1.05 ±0.05 (4X)

38.50 (2X)

1

5




Figure 87: Detail QSFP800 2x1 SMT connector host layout

1 9 QSFP112 Mechanical and Board Definition

- Some of the QSFP112 module mechanical specifications are common with QSFP-DD, below is the list of relevant sections applicable to QSFP112:
 - 7.2 Datums, Dimensions and Component Alignment
 - 7.4 Module Flatness and Roughness.

9.1 Introduction

- The module paddle card dimensions of the QSFP112 have been improved to support 100 Gb/s PAM4 (up to 56 GBd) serial data rates compare to QSFP+/QSFP28 [31] and [32].
- QSFP112 supports multiple connector/cage form factors. All combinations of cages/connectors defined in the specification are backwards compatible to accept classic QSFP28 and QSFP+ modules. In addition, QSFP112 modules are compatible with QSFP/28/QSFP+ hosts for operation at lower speed. Examples of QSFP112 cages are:
 - 1x1 surface mount connector/cage
 - 2x1 surface mount connector/cage.

16

17

19

20 21

22

23

24 25

26

27 28

4

5

6 7

8 9 10

11 12

13

14 15

9.2 QSFP112 module mechanical dimensions

- 18 QSFP112 modules mechanical dimension are identical to QSFP+/QSFP28 modules [31] and [32] unless
 - specified otherwise. A QSFP28/56 [32] Style A cage can be used with the QSFP112 connector. For
 - QSFP112 modules the bottom surface of the module within the cage shall be flat without a pocket. The
 - options for the position of the label could include the bottom surface of the module that protrudes outside the
 - bezel of the cage or etched into the metal surface. Caution should be exercised that any etchings do not affect
 - thermal performance.

9.3 QSFP112 improved module paddle card dimensions

- The QSFP112 module paddle card pad dimensions have been modified to support 100 Gb/s serial data rates.
- See Figure 88 for QSFP112 module updated paddle card pad dimensions. All other module dimensions,
- except for the pads, remain the same as the QSFP+/QSFP28 specifications.



9

10 11 12





Figure 88: QSFP112 improved paddle card dimensions

9.4 QSFP112 1x1 surface mount connector/cage

The QSFP112 Connector is a 38-contacts, right angle connector optimized for 112Gbps (56 GBd) operation which is backward compatible with classic QSFP28 and QSFP+ connector/cage.

QSFP112 1x1 SMT connector cage overview and the detailed drawings are shown in Figure 89 and Figure 90. QSFP112 SMT connector front and side view is shown in Figure 91.






Figure 89: QSFP112 SMT 1x1 cage overview





Figure 90: QSFP112 SMT 1x1 cage detail design






Figure 91: QSFP112 SMT 1x1 connector front and side views

9.4.1 QSFP112 SMT host PCB layout

A typical host board mechanical layout for attaching the QSFP112 surface mount Connector PCB is shown in Figure 92, and the alternate layout implementation shown in Figure 93. Alternatively, a QSFP28/56 [32] Style A cage can be used with the QSFP112 connector by combining the QSFP112 connector footprint with the QSFP28/56 cage footprint as shown in Figure 93.

To achieve 112 Gbps (56 GBd) operation the QSFP112 pad dimensions and associated tolerances have improved compare to QSFP28/QSFP+ and one must adhere and pay attention to the host board layout.

> 6 7 8

Notes for host PCB requirements (see Figure 92):

Host PCB requirements notes:

- 1. THE ENTIRE AREA UNDER THE CONDUCTOR (INSIDE DASHED LINES), IS TO BE CONSIDERED A KEEP OUT AREA FOR COMPONENTS.
- ATCHED AREAS SHOULD REPRESENT ZONES ON THE PCB THAT COME IN CONTACT WITH OR CLOSE PROXIMITY TO THE PLASTIC HOUSING OR THE CONNECTOR CAGE. INDICATED AREAS TO BE CONSIDERED TRACE FREE.
- 3 INDICATED HOLES ARE OPTIONAL.





Figure 92: 1x1 SMT connector PCB layout implementation






Figure 93: Alternate QSFP112 1x1 SMT connector PCB layout with QSFP28 Style A Cage

9.5 QSFP112 2x1 Stacked Surface Mount Connector/Cage

Each of the stacked QSFP112 SMT connectors have 38-contacts. The QSFP112 is a right-angle connector optimized for 112Gb/s (58 GBd) operation which is backward compatible with classic QSFP28 and QSFP+ connector/cage.

7

8

1

The QSFP112 2x1 SMT cage overview is shown in Figure 94. Location of the pattern on the host board is application specific. The QSFP112 2x1 connector pinout as viewed from cage opening is shown in Figure 96, QSFP112 2x1 connector pinout is shown in Figure 97, QSFP112 2x1 bezel opening is shown in Figure 98, and QSFP112 2x1 SMT host pads labels are shown in Figure 99.

1. DIMENSIONS AND TOLERANCING CONFORM TO ASME Y14.5-2009.

DIMENSIONS FROM INSIDE SURFACES OF SPRING FINGERS WHEN FULLY DEPRESSED

CONNECTOR REMOVED FOR CLARITY

ALL DIMENSIONS ARE IN MILLIMETERS.

APPLIES TO ALL SPRING FINGERS ON ALL SIDES

EXTERNAL CAGE DIMENSIONS DOES, NOT INCLUDE FOLDING TABS

LENGTH OF CAGE AND SIGNAL TAILS

PRESS FIT CAGE PINS APPLY TO RIGHT SIDE OF CAGE

PRESS FIT CAGE PINS APPLY TO LEFT SIDE OF CAGE

PRESS FIT OFFSET BETWEEN RIGHT AND LEFT SIDE OF CAGE

DIMENSIONS INCLUDE BACKCOVER

SIZE AND POSITION OF CAGE AND CONNECTOR PRESS FIT PINS SHALL $^{\prime 12}$ \ BE DEFINED BY EACH SUPPLIER BASED UPON THE PCB FORMAT FOOTPRINT LAYOUT

CAVITY FOR HEATSINK IS OPTIONAL

CONTACT PIN DIMENSION MEASURED FROM DATUM T

15\ CONTACT PIN DIMENSION MEASURED FROM DATUM T1

12




Figure 94: QSFP112 2x1 SMT Connector and Cage System




Figure 95: QSFP112 2x1 SMT Connector and Cage Detail View






Figure 96: QSFP112 2x1 stacked SMT connector



Lower (A) and Upper (B) Ports

Figure 97: Connector pads in 2x1 SMT stacked cage as viewed from front






Figure 98: 2x1 SMT Bezel Opening




Figure 99: 2x1 SMT host pads labeling

9.5.1 QSFP112 2x1 SMT host PCB layout

Examples of host board layout implementations for attaching the QSFP112 2x1 detail host PCB layout for implementation 1 is shown in Figure 100 and for implementation 2 shown in Figure 101. Location of the pattern on the host board is application specific.

To achieve 112 Gbps (56 GBd) operation the QSFP112 pad dimensions and associated tolerances have improved compare to QSFP28/QSFP+ and one must adhere and pay attention to the host board layout.

Host PCB requirements notes:

Host PCB requirements notes:

- 1. THE ENTIRE AREA UNDER THE CONDUCTOR (INSIDE DASHED LINES), IS TO BE CONSIDERED A KEEP OUT AREA FOR COMPONENTS.
- 2 HATCHED AREAS SHOULD REPRESENT ZONES ON THE PCB THAT COME IN CONTACT WITH OR CLOSE PROXIMITY TO THE PLASTIC HOUSING OR THE

11

12 13

3 4

5

2




Figure 100: QSFP112 2x1 SMT connector host layout implementation 1




Figure 101: QSFP112 2x1 SMT connector host layout implementation 2

10 Module Environmental and Thermal Requirements

QSFP-DD/QSFP-DD800 modules are designed to allow for up to 36 modules; stacked, ganged and/or belly-to-belly in a 1U 19" rack, with the appropriate thermal design for cooling/airflow.

The equipment supplier is responsible for controlling the module case temperature to the specified range. The module supplier is responsible for defining a point on the module case where the temperature is measured. This should be a point connected to an internal component with the least thermal margin, e.g., a laser diode. It is recommended that the defined point on the module case be behind the equipment faceplate to enable in-system monitoring.

10.1 Thermal Requirements

The module case temperature may be within one or more of the case temperatures ranges defined in Table 29. The temperature ranges are applicable between 60 m below sea level and 1800m above sea level, utilizing the host systems designed airflow. For further information see Telcordia GR-63-CORE, Issue 5, December 2017, NEBSTM Requirements: Physical Protection.

Table 29- Temperature Range Class of operation

Class	Module Case Temperature
Standard	0°C through 70°C
Extended	-5°C through 85°C
Industrial	-40°C through 85°C

10.2 Thermal Requirements - tighter controlled environments

The classes in Table 30 are intended for tighter controlled environments, e.g. data center environments as described in "Thermal guidelines for data processing environments", fourth Ed., ASHRAE, 2015. The four classes correspond to different ranges of equipment intake air temperature.

Table 30- Temperature Range Classes for Tighter Controlled Applications

Class	Module Functional Case Temperature ¹	Module Case Temperature ²
A1	15°C to 62°C	25°C to 62°C
A2	10°C to 65°C	20°C to 65°C
A3	5°C to 70°C	15°C to 70°C
A4	5°C to 75°C	15°C to 75°C

Notes:

- 1. Functional includes all features available in Low Power Mode.
- 2. Module case temperature means all specifications are met in high power mode.

10.3 External Case and Handle Touch Temperature

For all power classes, all module case and handle surfaces outside of the cage must comply with applicable touch temperature requirements. If the module case temperature will exceed applicable short-term touch temperature limits, a means must be provided to prevent contact with the case during unlatching and removal. Figure 44 and Appendix B show typical handles used to unlatch and remove the module, thereby limiting contact with the module case. Handles are typically low thermal conductivity elastomer and allow for a higher touch temperature, see IEC/UL 60950-1 [9] and Telcordia GR-63-CORE [24].

1 Appendix A Normative Module and Connector Performance Requirements

A.1 QSFP-DD/QSFP-DD800 Performance Tables

- EIA-364-1000 [7] shall be used to define the test sequences and procedures for evaluating the QSFP-DD/QSFP-DD800 connector systems described in this document. Where multiple test options are available, the manufacturer shall select the appropriate option where not previously specified. The selected procedure should be noted when reporting data. If there are conflicting requirements or test procedures between EIA-364 procedures and those contained within this document, this document shall be considered the prevailing authority. Unless otherwise specified, procedures for sample size, data, and collection to be followed as specified in EIA-364-1000. See EIA-364-1000 Annex B for objectives of tests and test groups.
- This document represents the minimum requirements for the defined product. Additional test conditions and evaluations may be conducted within the defined EIA-364-1000 sequences. More extreme test conditions and failure criteria may be imposed and still meet the requirements of this document.

A.2 Test

Table 31 summarizes the performance criteria that are to be satisfied by the connector described in this document. Most performance criteria are validated by EIA-364-1000 testing, but this test suite leaves some test details to be determined. To ensure that testing is repeatable, these details are identified in Table 32. Finally, testing procedures used to validate any performance criteria not included in EIA-364-1000 are provided in Table 33.

Table 31- Form Factor Performance Requirements

Performance	Description/ Details	Requirements
Parameters	Description/ Details	Requirements
Mechanical/ Physic	 	
		Dragious (refer to 7.5 for plating
Plating Type	Plating type on connector contacts	Precious (refer to 7.5 for plating details)
Surface	Surface treatment on connector contacts; if surface	Manufacturer to specify
Treatment	treatment is applied, Test Group 6 is required	
Wipe length	Designed distance a contact traverses over a mating	Manufacturer to specify
	contact surface during mating and resting at a final	
	position. If less than 0.127 mm, test group 6 is	
	required	
Rated Durability	The expected number of durability cycles a	Connector/ cage: 100 cycles
Cycles	component is expected to encounter over the course	Module: 50 cycles
	of its life	
Mating Force ¹	Amount of force needed to mate a module with a	QSFP module: 60 N MAX
_	connector when latches are deactivated	QSFP-DD module: 90 N MAX
Unmating Force ¹	Amount of forced needed to separate a module from	QSFP module: 30 N MAX
	a connector when latches are deactivated	QSFP-DD module: 50 N MAX
Latch Retention ¹	Amount of force the latching mechanism can	QSFP module: 90 N MIN
	withstand without unmating	QSFP-DD module: 90 N MIN
Cage Latch	The amount of force that the cage latches can hold	125 N MIN
Strength ¹	without being damaged.	
Cage Retention	Amount of force a cage can withstand without	114 N MIN
to Host Board1	separating from the host board	
Environmental Requirements		
Field Life	The expected service life for a component	10 years
Field	The expected service temperature for a component	65°C
Temperature ²	·	
Electrical Requirements		
Current	Maximum current to which a contact is exposed in	0.5 A per signal contact MAX
	use	1.5 A per power contact MAX
Operating Rating	Maximum voltage to which a contact is exposed in	30 V DC per contact MAX
Voltage	use	
Noto:		

Note:

^{1.} These performance criteria are not validated by EIA-364-1000 testing, see Table 33 for test procedures and pass/fail criteria.

^{2.} Field temperature is the ambient air temperature around the component.

Table 32 describes the details necessary to perform the tests described in the EIA-364-1000 test sequences. Testing shall be done in accordance with EIA-364-1000 and the test procedures it identifies in such a way that the parameters/ requirements defined in Table 31 are met. Any information in this table supersedes EIA-364-1000.

Table 32- EIA-364-1000 Test Details

	Table 02 ElA 004 1000 Test Details	T
Performance	Description/ Details	Requirements
Parameters // Physical		
Mechanical/ Physic		
Durability	EIA-364-09	No evidence of physical
(preconditioning)	To be tested with connector, cage, and module. Latches may be locked out to aid in automated	damage
	cycling.	
Durability ¹	EIA-364-09	No visual damage to mating
Durability	To be tested with connector, cage, and module.	interface or latching
	Latches may be locked out to aid in automated	mechanism
	cycling.	
Environmental Tes		
Cyclic	EIA-364-31 Method IV omitting step 7a	No intermediate test criteria
Temperature and	Test Duration B	
Humidity		
Vibration	EIA-364-28	
	Test Condition V	
	Test Condition Letter C	No evidence of physical
	Test set-up: Connectors may be restrained by a plate	damage
	that replicates the system panel opening as defined in	-AND-
	this specification. External cables may be constrained to a non-vibrating fixture a minimum of 8 inches from	No discontinuities longer than 1 µs allowed
	the module.	than i ps allowed
	the module.	
	For cabled connector solutions: Wires may be	
	attached to PCB or fixed to a non-vibrating fixture.	
Mixed Flowing	EIA-364-65 Class II	No intermediate test criteria
Gas	See Table 4.1 in EIA-364-1000 for exposure times	
	Test option Per EIA-364-1000 option 3	
Electrical Tests		
Low Level	EIA-364-23	20 mΩ Max change from
Contact	20 mV DC Max, 100 mA Max	baseline
Resistance ²	To include wire termination or connector-to-board	
Dielectric	termination EIA-364-20	No defect or breakdown
	Method B	
Withstanding Voltage	300 VDC minimum for 1 minute	between adjacent contacts -AND-
v ollaye	Applied voltage may be product / application specific	1 mA Max Leakage Current
	Applica voltage may be product / application specific	T IIIA Wax Leakage Cullell

Notes:

- 1. If the durability requirement on the connector is greater than that of the module, modules may be replaced after their specified durability rating.
- 2. The first low level contact resistance reading in each test sequence is used to determine a baseline measurement. Subsequent measurements in each sequence are measured against this baseline.

Table 33 describes the testing procedures necessary to validate performance criteria not validated by EIA-364-1000 testing. The tests are to be performed in such a way that the parameters/ requirements defined in Table 31 are met.

Table 33- Additional Test Procedures

Mechanical/ Physical Mating Force ¹ E Unmating Force ¹ To	Tests EIA-364-13 To be tested with cage, connector, and module. atching mechanism deactivated (locked out).	Pass/ Fail Criteria
Mating Force ¹ E Unmating Force ¹ To La	IA-364-13 obe tested with cage, connector, and module.	
Unmating Force ¹ To La	o be tested with cage, connector, and module.	
Li		
	atching mechanism deactivated (locked out).	
Latch Retention ¹ E		
	EIA-364-13	Refer to Table 31
Te	o be tested with cage, connector, and module.	-AND-
La	atching mechanism engaged (not locked out).	No physical damage to any
Latch Strength A	An axial load applied using a static load or ramped	components
	pading to the specified load.	Components
	o be tested with cage, connector, and module or	
	nodule representative tool without heat sinks	
	atching mechanism engaged (not locked out).	
9	ested with module, module analog, or fixtures	No physical damage to any
	nated to cage.	components
	Pull cage in a direction perpendicular to the board	-AND-
at	t a rate of 25.4mm/min to the specified force.	Cage shall not separate from
		board
Electrical Tests		
O di i O i i i	IA-364-70	54 . 54
	Method 3, 30-degree temperature rise	Refer to Table 31 for current
	Contacts energized: All signal and power contacts energized simultaneously	magnitude

11

12 13

14

1 2

Appendix B Informative overall module length with elastomeric handle

Figure 102 and Figure 103 show flexible elastomeric handles attached to the QSFP-DD/QSFP-DD800 module latches (13.5 mm REF is the height of latch and not the heartsink). Handle ends for Types 1, Type 2A, and, Type 2B modules should be aligned independent of module case extension. Type 1 modules should meet the overall length of 118 mm maximum per Figure 102 with a handle length of approximately 50mm. Type 2 modules should comply with Figure 103 and have reduced handle length equal to the module case length extension.




Figure 102: Informative overall module length with handle for Type 1 module




Figure 103: Informative overall module length with handle for Type 2A and Type 2B modules

1

6 7 8

9

14 15 16 17 18

21 22

19 20

23 24

25

Appendix C Informative QSFP-DD/QSFP-DD800 module heat sink Type 2A and 2B examples

This appendix contains several designs examples of higher power Type 2A and 2B QSFP-DD/QSFP-DD800 with integrated nose heat sinks.

Thermal design is system dependent; however, systems seeking to maximize the benefit of the external heat sink of Type 2A and 2B modules should consider minimizing bypass of airflow through the external heat sink. Type 2A and 2B modules have a heatsink on the nose of the module. The QSFP-DD800 type 2B modules are taller and can only be used in QSFP-DD800 stack cages as the ports on a stacked QSFP-DD800 cage are separated by 1.7 mm more than QSFP-DD cages in section 7.7. However, a Type 2A module can be used in all hosts.


One potential method is to use a minimal gap between the outer surface of the front panel and the trailing edge of the external heat sink fins as shown in this appendix. Type 2A and 2B example modules insertion are shown in Figure 104. Type 2A and Type 2B examples of 1X1 bezel design are shown in Figure 105. Example of 2X1 bezel design is shown in Figure 106. Type 2A and Type 2B extruded heat sink examples are shown in Figure 107. Type 2A and Type 2B die cast heat sinks with metal cover examples are shown in Figure 108. Type 2A and Type 2B zipper fin heat sink examples are shown in Figure 109.

Dimensions A, B, and C for Type 2A and 2B heat sinks in Figure 106, Figure 107, Figure 108, and Figure 109 are given in Table 34. All dimensions shall have dimension tolerance of +/-0.1 mm.

Table 34- Dimensions for QSFP-DD/QSFP-DD800 and Module Type 2A/2B

Module Type	Dimension A
QSFP-DD	25.7 mm
QSFP-DD800	27.83 mm

AGO I BBOOD and Module Type 2742B		
Dimensions	Module Type 2A	Module Type 2B
B (max)	3.4 mm	5.1 mm
C (REF)	13.5 mm	15.2 mm








Figure 104: Example of single and dual stacked QSFP-DD/QSFP-DD800 module insertions









Figure 105: Type 2A and 2B example of 1X1 bezel design






Figure 106: Type 2A and 2B example of 2X1 bezel design




Figure 107: Example of extruded Heat Sink




Figure 108: Example of die Cast Heat Sink with Metal Cover




Figure 109: Example of zipper Fin Heat Sink

1 Appendix D QSFP-DD800 Cage and Heat Sink Mechanism and EMI fingers

This Annex details is an optional QSFP-DD800 compliant cage design which can provide improved EMI and thermal performance. Implementation of this option does not require a change to the host PCB layout, front panel cutout or the module.

D.1 Introduction

The QSFP-DD800 cage design is an integral element of the EMI and thermal design strategy in QSFP-DD800 based architectures. In this annex a cage design is described with features specifically targeting these design elements. The key features are as follows:

- a) A dual row EMI spring clip which has been shown to enhance the shielding performance of the cage
- b) A heat sink attach mechanism which has been shown to enhance the heat dissipation properties of the module when inserted into the cage.

12 13

14

15

16

17

18

2

3

4

5

6

7

8 9

10

11

D.2 Mechanical Definition

D.3 EMI Spring Clip

- Figure 110 illustrates the connection of the transceiver to the front panel using a dual contact EMI spring clip.
- The additional connection provided by path #2 in Figure 110 serves to reduce the transfer impedance of this
- connection resulting in improved shielding performance. Figure 111 shows the detail of the EMI spring clip.




Figure 110: Dual grounding path for EMI spring clip




Figure 111: EMI spring clip

19 20 21

11

13

14

15 16

17

18

19

20 21

D.4 Heat Sink Attach Mechanism

A cage and heat sink attached mechanism is shown in Figure 112 and Figure 113. This cage implementation maximizes the heat sink surface area and the corresponding module heat dissipation. This cage design relies on integrated heat sink clips at the front and rear of the cage. This approach reduces part count and allows for the use of a heat sink that is the full length of the cage. This cage design also incorporates an EMI latch shield. This optional shield covers an aperture in the cage due to the latching mechanism resulting in improved shielding performance.




Figure 112: Cage with integrated heat sink clips and EMI latch shield




Figure 113: 1xn cage (side view)

D.5 Host PCB Layout

The features identified in this Annex do not impact the host PCB layout. Footprint compatibility permits the cage implementation in the Annex to be applied in designs with more challenging EMI and thermal objectives.

D.6 Front Panel Cutout

The EMI spring clip and cage design does not require a change to the front panel cutout allowing for mechanical design compatibility between different cage options.

© QSFP-DD MSA

Appendix E Informative QSFP-DD800 2x1 Cabled Connector and Cage

This Annex details is an optional QSFP-DD800 compliant cage design which can provide improved EMI and thermal performance. Implementation of this option does not require a change to the host PCB layout, front panel cutout or the module.

E.1 2x1 Cabled Upper Connector/Cage

 The 2x1 mechanical outline for the 100 Gb/s cabled connector/cage contains an upper cabled port and a lower SMT port. The lower SMT port is identical to the 1x1 connector/cage in section 8.4. The upper connector/cage contains low speed and power contacts that are press fit to the PCB and high-speed signal contacts that are connected to cables. The cables are routed from the upper connector cage port to the host ASIC. This specification does not define the cable construction or the near ASIC connection. The connector/cage defined in this section is illustrated in Figure 114. All pluggable modules and direct attach cable plugs (Type 1, Type 2, Type 2A, and Type 2B) must mate to the connectors and cages defined in this specification.





Figure 114: 2x1 Cabled upper connector/cage

E.2 2x1 cabled connector/cage Electrical Connector Mechanical

The 2x1 stacked cabled cage is illustrated in Figure 115. Figure 116 shows the stacked connector placement over the surface mount lower connector. Figure 117 shows the lower surface mount connector attached to the host PCB, the upper cabled connector and the 2x1 cage placement prior to press fit into the host PCB. Cabled cage and connector detailed drawings are shown in Figure 119 and Figure 120.







Figure 115: 2x1 Cabled upper connector/cage illustration






Figure 116: Cabled upper connector over existing surface mount connector




Figure 117: Lower SMT connector, upper press fit connector, and the 2x1 cage

- 1. DIMENSIONS AND TOLERANCING CONFORM TO ASME Y14.5-2009.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- $\stackrel{\textstyle \checkmark}{3}$ DIMENSIONS FROM INSIDE SURFACES OF SPRING FINGERS WHEN FULLY DEPRESSED
- 4 CONNECTOR REMOVED FOR CLARITY
- 5 APPLIES TO ALL SPRING FINGERS ON ALL SIDES
- 6 EXTERNAL CAGE DIMENSIONS DOES, NOT INCLUDE FOLDING TABS
- 7 LENGTH OF CAGE AND SIGNAL TAILS
- $\sqrt{8}$ PRESS FIT CAGE PINS APPLY TO RIGHT SIDE OF CAGE
- 9 PRESS FIT CAGE PINS APPLY TO LEFT SIDE OF CAGE
- 10 PRESS FIT OFFSET BETWEEN RIGHT AND LEFT SIDE OF CAGE
- 11 DIMENSIONS INCLUDE BACKCOVER
- SIZE AND POSITION OF CAGE AND CONNECTOR PRESS FIT PINS SHALL

 12 BE DEFINED BY EACH SUPPLIER BASED UPON THE PCB FORMAT FOOTPRINT LAYOUT
- 13 CAVITY FOR HEATSINK IS OPTIONAL
- 14 CONTACT PIN DIMENSION MEASURED FROM DATUM T
- 15 CONTACT PIN DIMENSION MEASURED FROM DATUM T1







Figure 118: 2x1 Cabled over SMT connector and cage - Top View











Figure 119: 2x1 Cabled over SMT connector and cage - Side View






Figure 120: Cabled upper connector and surface mount connector dimensions

3

4

5

6

7

8

9 10

12


1 E.3 2x1 Cabled Connector and Cage host PCB layout

A typical host board mechanical layout for attaching the QSFP-DD800 2x1 stacked cabled Connector and Cage system is shown in Figure 121, however this is only a recommendation. The location of the pattern on the host board is application specific. To achieve 112 Gbps performance pad dimensions and associated tolerances must be adhered to and attention paid to the host board layout. The upper QSFP-DD800 cabled non high-speed contacts are press fitted into host board as shown in Figure 121, for low speed signals and Gnd/Vcc contact mapping see Figure 2. Cage system ground and power must be provided through the pressfit pins or dedicated cable power delivery and not through the cable shield.

Host PCB requirements notes:

- 1 THE ENTIRE AREA UNDER THE CONNECTOR (INSIDE DOTTED BOX) IS TO BE CONSIDERED A KEEP OUT AREA FOR COMPONENTS.
- ATCHED AREAS REPRESENT ZONES ON THE PCB THAT COME IN CONTACT WITH OR ARE CLOSE PROMIMITY TO THE PLASTIC HOUSING OR THE CONNECTOR CAGE. INDICATED AREAS TO BE CONSIDERED TRACE FREE.

© QSFP-DD MSA Page 167 March 11, 2021






Figure 121: 2x1 Cabled upper connector/cage host board connector contacts

End of Document